THÔNG TIN TÀI LIỆU
5 D C B ╔ ║ ╠ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ╠ ║ ║ ║ ║ ║ ╚ ═ ═ ═ ═ Page ═ ═ ═ ═ 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 ═ ═ ═ ═ 62 63 64 65 66 ═ ═ ═ ═ ═ ═ ═ ║ ═ ═ ═ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ║ ═ ═ ═ ║ ║ ║ ║ ║ ═ ═ ═ ═ ═ ═ ╦ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═════ ═══ ╗ TITLE ║ ═ ═ ═ ╬ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═══ ═══ ╣ Cover Sheet ║ Block Diagram ║ CPU-Memory ║ CPU-Control/MISC/CFG/Audi o ║ CPU-PEG/Display ║ CPU-GND ║ CPU-Power ║ DDR SLOT-DIMM1/DIMM ║ DDR SLOT-DIMM3/DIMM ║ DDR4-POWER/GND- ║ DDR4-POWER/GND- ║ PCH-LPC/SPI/SMBUS/MIS C ║ PCH-Clock/Audio ║ PCH-DMI/PCIE/USB/SAT A ║ PCH-GPIO/RSVD ║ PCH-POWER ║ PCH-GND ║ PCH-Strap ║ PCIE SLOT (X16) ║ PCIE SLOT (X1) ║ PCIE SLOT (X4) ║ D P t o VGA - ITE6516 ║ DVI Connector ║ DISPLAY POR T CON ║ M2_ 2242/2260/2280/2211 ║ NA ║ SATA Connector ║ US B POWER-MP1495/UP750 ║ Fron t JUSB / JUSB 2 ║ Fron t JUSB 3 / CHARG E ║ Front JUSB4 3.0 ║ Rea r PS2_USB / Redrive r ║ Rea r LAN_USB 3.0 / V R ║ USB3.1 - ASM2142 ║ USB3.1 TYP E A CON ║ LAN - RTL8111H ║ AUDIO ALC892 ║ AUDIO De-POP ║ SIO-NTC6795D-1 ║ SIO-NTC6795D-2 ║ LED-BOT/AUD/LBA R ║ LED-E Z DBG/DIMM/PCI E ║ CPU FAN / PUMP_FAN1 ║ SYSTEM FAN 1/2 ║ SYSTEM FAN 3/4 ║ ACPI UPI POWER ║ AT X Power/F_Panel/JTPM/JTB T ║ OV-NCT3933 ║ PWM-RT3606B C VCORE+VG T ║ VCORE MOS-PHASE 1~3 ║ VGT MOS-PHASE 1~2 ║ PWR_12V OCP - UP6273A ║ CP U PWR_VCCI O - NB681 G ║ CPU PWR_ST/PLL ║ CPU PWR_SA-RT8125 E ║ DDR Power-RT8125E ║ DDR Power-VPP25 ║ PC H Cor e Power-RT8125 E ║ SPI ROM ║ Clea r CMO S SLG4B41231 V ║ Manual parts ║ ═ ═ ═ ╬ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ══ ════════╣ CLOCK MAP ║ GPIO MAP ║ POWER MAP ║ Power Sequence ║ Revisio n History ║ ═ ═ ═ ╩ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═ ═══ ═══ ╝ MS-7B48 Ver: 11 ATX PCB size : 304.8mm * 244mm D Intel -CFL Z370 System Chipset: CPU: Z370 CFL Onboard Chip: HD Audio Codec : ALC892 C LAN : Realtek RTL8111H SIO : Nuvoton 6795 Flash ROM : 16MB Z270 U3.1 Gen2 : ASM3142 (option) Main Memory: DDRIV (800/1066/1333/1600/2133MHz) * (Dual Channel) ACPI: PWM: NIKO/UPI Expansion Slots: PCI Express (X16) Slot *1 PCI Express (X4) Slot * PCI Express (X1) Slot * M2 M-Key * Display : B UP9508 Other: SATA3.0 *6 FRONT USB2.0 *4 FRONT USB3.0 *4 REAR USB3.0 GEN1 Z270 *4 REAR USB3.1 GEN2 TYPE A *2 (option) DISPLAY PORT DVI VGA-ITE6516 DDI to D-SUB A A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Rev 11 Cover Sheet Sheet Date: Thursday, August 03, 2017 1 of 67 MS-7B48 Block Diagram PCIE*X16 SLOT1 Lane0~16 PORT B DP++ CFL DDRIV 800/1066/1333/1600/2133 UNBUFFERE DDRIV DIMM B1/B2 D DMI PORT C DVI RGB UNBUFFERE DDRIV DIMM A1/A2 INTEL DISPLAY D VGA D-SUB DDRIV 800/1066/1333/1600/2133 PORT D ITE6516 LAN_USB2 Rear USB VR TUSB211 3.0 P1&P2 2.0 P11&P12 JUSB3 Front USB CHARGE SLG55593A 3.0 P3&P4 2.0 P3&P4 Lane JUSB4 Front USB 3.0 P5&P6 2.0 P5&P6 Lane PCIE*X1 SLOT2 ASM1464 3.0 Redriver 3.0 P7&P8 2.0 P7&P8 Lane PCIE*X1 SLOT JUSB1 Front USB 2.0 P1&P2 Lane PCIE*X1 SLOT JUSB2 Front USB 2.0 P13&P14 Lane PCIE*X1 SLOT Lane 21/22/23/24 PCIE*X4 SLOT4 Realtek RTL8111H C C PS2_USB1 Rear USB RUSB3 CON Rear USB USB3.1 GEN2 Type A Z370 2.0 P9&P10 ASM3142 PCIe x2 ALC892 Lane 19/20 HD AUDIO I/F B SPI ROM Lane SATA 13/14/15/16/17/18 0/1/2/3/4/5 SATA 1/2/3_4/5_6 Lane 9/10/11/12 M2_1 2260,2280,22110 B SPI I/F TPM 1.2 LPC I/F M2_1 M2 Slot Sequence: 22110 PCIe_E1 SIO NTC6795 CPU PCIe X16 PCIe_E2 PCIe X1 PCIe_E3 PCIe X1 PCIe_E4 A PCIe_E5 PCIe X4 PCIe_E6 PCIe X1 KBD MOUSE COM1 LPT1 www.vinafix.com A PCIe X1 MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Rev 11 Block Diagram Sheet Date: Thursday, August 03, 2017 2 of 67 SOCKET PN CPU1A 8 M_BG_A_1 M_ACT_A_N 8 8 M_CKE_A0 M_CKE_A1 M_CKE_A2 M_CKE_A3 8 8 M_CS#_A0 M_CS#_A1 M_CS#_A2 M_CS#_A3 8 8 M_ODT_A0 M_ODT_A1 M_ODT_A2 M_ODT_A3 8 M_BA_A_0 M_BA_A_1 M_BG_A_0 8 8 8 8 M_CK_A_DP0 M_CK_A_DN0 M_CK_A_DP1 M_CK_A_DN1 M_CK_A_DP2 M_CK_A_DN2 M_CK_A_DP3 M_CK_A_DN3 M_MAA_A0 M_MAA_A1 M_MAA_A2 M_MAA_A3 M_MAA_A4 M_MAA_A5 M_MAA_A6 M_MAA_A7 M_MAA_A8 M_MAA_A9 M_MAA_A10 M_MAA_A11 M_MAA_A12 M_MAA_A13 M_MAA_A14 M_MAA_A15 M_MAA_A16 AW15 AU18 AU17 AV19 AT19 AU20 AV20 AU21 AT20 AT22 AY14 AU22 AV22 AV12 AV14 AY11 AW13 M_BG_A_1 M_ACT_A_N AV23 AU24 M_CKE_A0 M_CKE_A1 M_CKE_A2 M_CKE_A3 AY24 AW24 AV24 AV25 M_CS#_A0 M_CS#_A1 M_CS#_A2 M_CS#_A3 AW12 AU11 AV13 AV10 M_ODT_A0 M_ODT_A1 M_ODT_A2 M_ODT_A3 AW11 AU14 AU12 AY10 M_BA_A_0 M_BA_A_1 M_BG_A_0 AY13 AV15 AW23 M_CK_A_DP0 AW18 M_CK_A_DN0 AV18 M_CK_A_DP1 AW17 M_CK_A_DN1 AY17 M_CK_A_DP2 AW16 M_CK_A_DN2 AV16 M_CK_A_DP3 AT16 M_CK_A_DN3 AU16 M_PARITY_A AY15 M_ALERT_A_N AT23 M_PARITY_A M_ALERT_A_N AU33 AT33 AW33 AV31 AU31 AV33 AW31 AY31 B DDR0_MA[0]/DDR0_CAB[9]/DDR0_MA[0] DDR0_MA[1]/DDR0_CAB[8]/DDR0_MA[1] DDR0_MA[2]/DDR0_CAB[5]/DDR0_MA[2] DDR0_MA[3] DDR0_MA[4] DDR0_MA[5]/DDR0_CAA[0]/DDR0_MA[5] DDR0_MA[6]/DDR0_CAA[2]/DDR0_MA[6] DDR0_MA[7]/DDR0_CAA[4]/DDR0_MA[7] DDR0_MA[8]/DDR0_CAA[3]/DDR0_MA[8] DDR0_MA[9]/DDR0_CAA[1]/DDR0_MA[9] DDR0_MA[10]/DDR0_CAB[7]/DDR0_MA[10] DDR0_MA[11]/DDR0_CAA[7]/DDR0_MA[11] DDR0_MA[12]/DDR0_CAA[6]/DDR0_MA[12] DDR0_MA[13]/DDR0_CAB[0]/DDR0_MA[13] DDR0_MA[14]/DDR0_CAB[2]/DDR0_WE# DDR0_MA[15]/DDR0_CAB[1]/DDR0_CAS# DDR0_MA[16]/DDR0_CAB[3]/DDR0_RAS# DDR0_BG[1]/DDR0_CAA[9]/DDR0_MA[14] DDR0_ACT#/DDR0_CAA[8]/DDR0_MA[15] DDR0_CKE[0] DDR0_CKE[1] DDR0_CKE[2] DDR0_CKE[3] DDR0_CS#[0] DDR0_CS#[1] DDR0_CS#[2] DDR0_CS#[3] DDR0_ODT[0] DDR0_ODT[1] DDR0_ODT[2] DDR0_ODT[3] DDR0_BA[0]/DDR0_CAB[4]/DDR0_BA[0] DDR0_BA[1]/DDR0_CAB[6]/DDR0_BA[1] DDR0_BG[0]/DDR0_CAA[5]/DDR0_BA[2] DDR0_CKP[0] DDR0_CKN[0] DDR0_CKP[1] DDR0_CKN[1] DDR0_CKP[2] DDR0_CKN[2] DDR0_CKP[3] DDR0_CKN[3] DDR0_PAR DDR0_ALERT# DDR0_DQSN[0] DDR0_DQSN[1] DDR0_DQSN[4]/DDR0_DQSN[2] DDR0_DQSN[5]/DDR0_DQSN[3] DDR1_DQSN[0]/DDR0_DQSN[4] DDR1_DQSN[1]/DDR0_DQSN[5] DDR1_DQSN[4]/DDR0_DQSN[6] DDR1_DQSN[5]/DDR0_DQSN[7] DDR0_DQSN[8] DDR0_ECC[0] DDR0_ECC[1] DDR0_ECC[2] DDR0_ECC[3] DDR0_ECC[4] DDR0_ECC[5] DDR0_ECC[6] DDR0_ECC[7] CPU_CA_VREF_A CPU_VREF_DQ_A TP49 AB40 AC40 DDR_VREF_CA DDR0_VREF_DQ DDR0_DQ[0] DDR0_DQ[1] DDR0_DQ[2] DDR0_DQ[3] DDR0_DQ[4] DDR0_DQ[5] DDR0_DQ[6] DDR0_DQ[7] DDR0_DQ[8] DDR0_DQ[9] DDR0_DQ[10] DDR0_DQ[11] DDR0_DQ[12] DDR0_DQ[13] DDR0_DQ[14] DDR0_DQ[15] DDR0_DQ[32]/DDR0_DQ[16] DDR0_DQ[33]/DDR0_DQ[17] DDR0_DQ[34]/DDR0_DQ[18] DDR0_DQ[35]/DDR0_DQ[19] DDR0_DQ[36]/DDR0_DQ[20] DDR0_DQ[37]/DDR0_DQ[21] DDR0_DQ[38]/DDR0_DQ[22] DDR0_DQ[39]/DDR0_DQ[23] DDR0_DQ[40]/DDR0_DQ[24] DDR0_DQ[41]/DDR0_DQ[25] DDR0_DQ[42]/DDR0_DQ[26] DDR0_DQ[43]/DDR0_DQ[27] DDR0_DQ[44]/DDR0_DQ[28] DDR0_DQ[45]/DDR0_DQ[29] DDR0_DQ[46]/DDR0_DQ[30] DDR0_DQ[47]/DDR0_DQ[31] DDR1_DQ[0]/DDR0_DQ[32] DDR1_DQ[1]/DDR0_DQ[33] DDR1_DQ[2]/DDR0_DQ[34] DDR1_DQ[3]/DDR0_DQ[35] DDR1_DQ[4]/DDR0_DQ[36] DDR1_DQ[5]/DDR0_DQ[37] DDR1_DQ[6]/DDR0_DQ[38] DDR1_DQ[7]/DDR0_DQ[39] DDR1_DQ[8]/DDR0_DQ[40] DDR1_DQ[9]/DDR0_DQ[41] DDR1_DQ[10]/DDR0_DQ[42] DDR1_DQ[11]/DDR0_DQ[43] DDR1_DQ[12]/DDR0_DQ[44] DDR1_DQ[13]/DDR0_DQ[45] DDR1_DQ[14]/DDR0_DQ[46] DDR1_DQ[15]/DDR0_DQ[47] DDR1_DQ[32]/DDR0_DQ[48] DDR1_DQ[33]/DDR0_DQ[49] DDR1_DQ[34]/DDR0_DQ[50] DDR1_DQ[35]/DDR0_DQ[51] DDR1_DQ[36]/DDR0_DQ[52] DDR1_DQ[37]/DDR0_DQ[53] DDR1_DQ[38]/DDR0_DQ[54] DDR1_DQ[39]/DDR0_DQ[55] DDR1_DQ[40]/DDR0_DQ[56] DDR1_DQ[41]/DDR0_DQ[57] DDR1_DQ[42]/DDR0_DQ[58] DDR1_DQ[43]/DDR0_DQ[59] DDR1_DQ[44]/DDR0_DQ[60] DDR1_DQ[45]/DDR0_DQ[61] DDR1_DQ[46]/DDR0_DQ[62] DDR1_DQ[47]/DDR0_DQ[63] DDR0_DQSP[0] DDR0_DQSP[1] DDR0_DQSP[4]/DDR0_DQSP[2] DDR0_DQSP[5]/DDR0_DQSP[3] DDR1_DQSP[0]/DDR0_DQSP[4] DDR1_DQSP[1]/DDR0_DQSP[5] DDR1_DQSP[4]/DDR0_DQSP[6] DDR1_DQSP[5]/DDR0_DQSP[7] DDR0_DQSP[8] CHANNEL A AE38 AE37 AG38 AG37 AE39 AE40 AG39 AG40 AJ38 AJ37 AL38 AL37 AJ40 AJ39 AL39 AL40 AN38 AN40 AR38 AR37 AN39 AN37 AR39 AR40 AW37 AU38 AV35 AW35 AU37 AV37 AT35 AU35 AY8 AW8 AV6 AU6 AU8 AV8 AW6 AY6 AY4 AV4 AT1 AT2 AV3 AW4 AT4 AT3 AP2 AM4 AP3 AM3 AP4 AM2 AP1 AM1 AK3 AH1 AK4 AH2 AH4 AK2 AH3 AK1 M_DATA_A5 M_DATA_A1 M_DATA_A2 M_DATA_A3 M_DATA_A4 M_DATA_A0 M_DATA_A6 M_DATA_A7 M_DATA_A13 M_DATA_A9 M_DATA_A10 M_DATA_A11 M_DATA_A8 M_DATA_A12 M_DATA_A14 M_DATA_A15 M_DATA_A21 M_DATA_A16 M_DATA_A18 M_DATA_A19 M_DATA_A20 M_DATA_A17 M_DATA_A22 M_DATA_A23 M_DATA_A25 M_DATA_A28 M_DATA_A27 M_DATA_A31 M_DATA_A29 M_DATA_A24 M_DATA_A30 M_DATA_A26 M_DATA_A32 M_DATA_A36 M_DATA_A34 M_DATA_A35 M_DATA_A33 M_DATA_A37 M_DATA_A39 M_DATA_A38 M_DATA_A44 M_DATA_A40 M_DATA_A47 M_DATA_A43 M_DATA_A41 M_DATA_A45 M_DATA_A46 M_DATA_A42 M_DATA_A49 M_DATA_A54 M_DATA_A53 M_DATA_A50 M_DATA_A52 M_DATA_A51 M_DATA_A48 M_DATA_A55 M_DATA_A61 M_DATA_A63 M_DATA_A60 M_DATA_A59 M_DATA_A62 M_DATA_A57 M_DATA_A58 M_DATA_A56 AF39 AK39 AP39 AU36 AW7 AU3 AN3 AJ3 AU32 M_DQS_A_DN0 M_DQS_A_DN1 M_DQS_A_DN2 M_DQS_A_DN3 M_DQS_A_DN4 M_DQS_A_DN5 M_DQS_A_DN6 M_DQS_A_DN7 AF38 AK38 AP38 AV36 AV7 AU2 AN2 AJ2 AV32 M_DQS_A_DP0 M_DQS_A_DP1 M_DQS_A_DP2 M_DQS_A_DP3 M_DQS_A_DP4 M_DQS_A_DP5 M_DQS_A_DP6 M_DQS_A_DP7 M_DATA_A[63 0] 9 M_DQS_A_DN0 M_DQS_A_DN1 M_DQS_A_DN2 M_DQS_A_DN3 M_DQS_A_DN4 M_DQS_A_DN5 M_DQS_A_DN6 M_DQS_A_DN7 8 8 8 8 M_DQS_A_DP0 M_DQS_A_DP1 M_DQS_A_DP2 M_DQS_A_DP3 M_DQS_A_DP4 M_DQS_A_DP5 M_DQS_A_DP6 M_DQS_A_DP7 8 8 8 8 CPU1B M_MAA_B[16 0] CFL-S D 8 N12-151A010-L06 M_MAA_A[16 0] C 9 M_BG_B_1 M_ACT_B_N 9 9 M_CKE_B0 M_CKE_B1 M_CKE_B2 M_CKE_B3 9 9 M_CS#_B0 M_CS#_B1 M_CS#_B2 M_CS#_B3 9 9 M_ODT_B0 M_ODT_B1 M_ODT_B2 M_ODT_B3 9 M_BA_B_0 M_BA_B_1 M_BG_B_0 9 9 9 9 M_CK_B_DP0 M_CK_B_DN0 M_CK_B_DP1 M_CK_B_DN1 M_CK_B_DP2 M_CK_B_DN2 M_CK_B_DP3 M_CK_B_DN3 M_PARITY_B M_ALERT_B_N CFL-S M_MAA_B0 M_MAA_B1 M_MAA_B2 M_MAA_B3 M_MAA_B4 M_MAA_B5 M_MAA_B6 M_MAA_B7 M_MAA_B8 M_MAA_B9 M_MAA_B10 M_MAA_B11 M_MAA_B12 M_MAA_B13 M_MAA_B14 M_MAA_B15 M_MAA_B16 AL19 AL22 AM22 AM23 AP23 AL23 AW26 AY26 AU26 AW27 AP18 AU27 AV27 AR15 AL17 AP16 AN18 M_BG_B_1 M_ACT_B_N AY28 AU28 M_CKE_B0 M_CKE_B1 M_CKE_B2 M_CKE_B3 AY29 AV29 AW29 AU29 M_CS#_B0 M_CS#_B1 M_CS#_B2 M_CS#_B3 AP17 AN15 AN17 AM15 M_ODT_B0 M_ODT_B1 M_ODT_B2 M_ODT_B3 AM16 AL16 AP15 AL15 M_BA_B_0 M_BA_B_1 M_BG_B_0 AL18 AM18 AW28 M_CK_B_DP0 M_CK_B_DN0 M_CK_B_DP1 M_CK_B_DN1 M_CK_B_DP2 M_CK_B_DN2 M_CK_B_DP3 M_CK_B_DN3 AM20 AM21 AP22 AP21 AN20 AN21 AP19 AP20 M_PARITY_B AL20 M_ALERT_B_N AY25 AR25 AR26 AM26 AM25 AP26 AP25 AL25 AL26 DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0] DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[1] DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[2] DDR1_MA[3] DDR1_MA[4] DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5] DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6] DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[7] DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[8] DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[9] DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10] DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[11] DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[12] DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[13] DDR1_MA[14]/DDR1_CAB[2]/DDR1_WE# DDR1_MA[15]/DDR1_CAB[1]/DDR1_CAS# DDR1_MA[16]/DDR1_CAB[3]/DDR1_RAS# DDR1_BG[1]/DDR1_CAA[9]/DDR1_MA[14] DDR1_ACT#/DDR1_CAA[8]/DDR1_MA[15] DDR1_CKE[0] DDR1_CKE[1] DDR1_CKE[2] DDR1_CKE[3] DDR1_CS#[0] DDR1_CS#[1] DDR1_CS#[2] DDR1_CS#[3] DDR1_ODT[0] DDR1_ODT[1] DDR1_ODT[2] DDR1_ODT[3] DDR1_BA[0]/DDR1_CAB[4]/DDR1_BA[0] DDR1_BA[1]/DDR1_CAB[6]/DDR1_BA[1] DDR1_BG[0]/DDR1_CAA[5]/DDR1_BA[2] DDR1_CKP[0] DDR1_CKN[0] DDR1_CKP[1] DDR1_CKN[1] DDR1_CKP[2] DDR1_CKN[2] DDR1_CKP[3] DDR1_CKN[3] DDR1_PAR DDR1_ALERT# DDR0_DQSN[2]/DDR1_DQSN[0] DDR0_DQSN[3]/DDR1_DQSN[1] DDR0_DQSN[6]/DDR1_DQSN[2] DDR0_DQSN[7]/DDR1_DQSN[3] DDR1_DQSN[2]/DDR1_DQSN[4] DDR1_DQSN[3]/DDR1_DQSN[5] DDR1_DQSN[6] DDR1_DQSN[7] DDR1_DQSN[8] DDR1_ECC[0] DDR1_ECC[1] DDR1_ECC[2] DDR1_ECC[3] DDR1_ECC[4] DDR1_ECC[5] DDR1_ECC[6] DDR1_ECC[7] DDR0_DQSP[2]/DDR1_DQSP[0] DDR0_DQSP[3]/DDR1_DQSP[1] DDR0_DQSP[6]/DDR1_DQSP[2] DDR0_DQSP[7]/DDR1_DQSP[3] DDR1_DQSP[2]/DDR1_DQSP[4] DDR1_DQSP[3]/DDR1_DQSP[5] DDR1_DQSP[6] DDR1_DQSP[7] DDR1_DQSP[8] CPU_CA_VREF_B AC39 DDR1_VREF_DQ DDR0_DQ[16]/DDR1_DQ[0] DDR0_DQ[17]/DDR1_DQ[1] DDR0_DQ[18]/DDR1_DQ[2] DDR0_DQ[19]/DDR1_DQ[3] DDR0_DQ[20]/DDR1_DQ[4] DDR0_DQ[21]/DDR1_DQ[5] DDR0_DQ[22]/DDR1_DQ[6] DDR0_DQ[23]/DDR1_DQ[7] DDR0_DQ[24]/DDR1_DQ[8] DDR0_DQ[25]/DDR1_DQ[9] DDR0_DQ[26]/DDR1_DQ[10] DDR0_DQ[27]/DDR1_DQ[11] DDR0_DQ[28]/DDR1_DQ[12] DDR0_DQ[29]/DDR1_DQ[13] DDR0_DQ[30]/DDR1_DQ[14] DDR0_DQ[31]/DDR1_DQ[15] DDR0_DQ[48]/DDR1_DQ[16] DDR0_DQ[49]/DDR1_DQ[17] DDR0_DQ[50]/DDR1_DQ[18] DDR0_DQ[51]/DDR1_DQ[19] DDR0_DQ[52]/DDR1_DQ[20] DDR0_DQ[53]/DDR1_DQ[21] DDR0_DQ[54]/DDR1_DQ[22] DDR0_DQ[55]/DDR1_DQ[23] DDR0_DQ[56]/DDR1_DQ[24] DDR0_DQ[57]/DDR1_DQ[25] DDR0_DQ[58]/DDR1_DQ[26] DDR0_DQ[59]/DDR1_DQ[27] DDR0_DQ[60]/DDR1_DQ[28] DDR0_DQ[61]/DDR1_DQ[29] DDR0_DQ[62]/DDR1_DQ[30] DDR0_DQ[63]/DDR1_DQ[31] DDR1_DQ[16]/DDR1_DQ[32] DDR1_DQ[17]/DDR1_DQ[33] DDR1_DQ[18]/DDR1_DQ[34] DDR1_DQ[19]/DDR1_DQ[35] DDR1_DQ[20]/DDR1_DQ[36] DDR1_DQ[21]/DDR1_DQ[37] DDR1_DQ[22]/DDR1_DQ[38] DDR1_DQ[23]/DDR1_DQ[39] DDR1_DQ[24]/DDR1_DQ[40] DDR1_DQ[25]/DDR1_DQ[41] DDR1_DQ[26]/DDR1_DQ[42] DDR1_DQ[27]/DDR1_DQ[43] DDR1_DQ[28]/DDR1_DQ[44] DDR1_DQ[29]/DDR1_DQ[45] DDR1_DQ[30]/DDR1_DQ[46] DDR1_DQ[31]/DDR1_DQ[47] DDR1_DQ[48] DDR1_DQ[49] DDR1_DQ[50] DDR1_DQ[51] DDR1_DQ[52] DDR1_DQ[53] DDR1_DQ[54] DDR1_DQ[55] DDR1_DQ[56] DDR1_DQ[57] DDR1_DQ[58] DDR1_DQ[59] DDR1_DQ[60] DDR1_DQ[61] DDR1_DQ[62] DDR1_DQ[63] CHANNEL B AD34 AD35 AG35 AH35 AE35 AE34 AG34 AH34 AK35 AL35 AK32 AL32 AK34 AL34 AK31 AL31 AP35 AN35 AN32 AP32 AN34 AP34 AN31 AP31 AL29 AM29 AP29 AR29 AM28 AL28 AR28 AP28 AR12 AP12 AM13 AL13 AR13 AP13 AM12 AL12 AP10 AR10 AR7 AP7 AR9 AP9 AR6 AP6 AM10 AL10 AM7 AL7 AM9 AL9 AM6 AL6 AJ6 AJ7 AE6 AF7 AH7 AH6 AE7 AF6 M_DATA_B4 M_DATA_B5 M_DATA_B7 M_DATA_B3 M_DATA_B1 M_DATA_B0 M_DATA_B6 M_DATA_B2 M_DATA_B13 M_DATA_B9 M_DATA_B14 M_DATA_B15 M_DATA_B12 M_DATA_B8 M_DATA_B10 M_DATA_B11 M_DATA_B16 M_DATA_B20 M_DATA_B22 M_DATA_B23 M_DATA_B17 M_DATA_B21 M_DATA_B18 M_DATA_B19 M_DATA_B28 M_DATA_B24 M_DATA_B30 M_DATA_B26 M_DATA_B25 M_DATA_B29 M_DATA_B27 M_DATA_B31 M_DATA_B32 M_DATA_B33 M_DATA_B38 M_DATA_B34 M_DATA_B36 M_DATA_B37 M_DATA_B39 M_DATA_B35 M_DATA_B44 M_DATA_B45 M_DATA_B46 M_DATA_B42 M_DATA_B41 M_DATA_B40 M_DATA_B47 M_DATA_B43 M_DATA_B52 M_DATA_B53 M_DATA_B55 M_DATA_B51 M_DATA_B48 M_DATA_B49 M_DATA_B54 M_DATA_B50 M_DATA_B61 M_DATA_B56 M_DATA_B63 M_DATA_B58 M_DATA_B60 M_DATA_B57 M_DATA_B59 M_DATA_B62 AF34 AK33 AN33 AN29 AN13 AR8 AM8 AG6 AN26 M_DQS_B_DN0 M_DQS_B_DN1 M_DQS_B_DN2 M_DQS_B_DN3 M_DQS_B_DN4 M_DQS_B_DN5 M_DQS_B_DN6 M_DQS_B_DN7 AF35 AL33 AP33 AN28 AN12 AP8 AL8 AG7 AN25 M_DQS_B_DP0 M_DQS_B_DP1 M_DQS_B_DP2 M_DQS_B_DP3 M_DQS_B_DP4 M_DQS_B_DP5 M_DQS_B_DP6 M_DQS_B_DP7 M_DATA_B[63 0] D C M_DQS_B_DN0 M_DQS_B_DN1 M_DQS_B_DN2 M_DQS_B_DN3 M_DQS_B_DN4 M_DQS_B_DN5 M_DQS_B_DN6 M_DQS_B_DN7 9 9 9 9 M_DQS_B_DP0 M_DQS_B_DP1 M_DQS_B_DP2 M_DQS_B_DP3 M_DQS_B_DP4 M_DQS_B_DP5 M_DQS_B_DP6 M_DQS_B_DP7 9 9 9 9 B LGA1151 LGA1151 ZIF-SOCKET1151-HF ZIF-SOCKET1151-HF AVL: N12-151A040-L06 A A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Rev 11 CPU-Memory Sheet Date: Thursday, August 03, 2017 3 of 67 CFG Strap CFG Table CPU1E D 13 13 VCCSTPLL X_100R1%/4 100R1%/4 56.2R1%/4 1KR1%/4 R192 R194 R185 R184 R307 R343 CPU_VIDCLK CPU_VIDSOUT H_VIDALERT# H_PROCHOT# 49 49 49 4,49 12 13 13 PCH_CPU_PCIE_DP PCH_CPU_PCIE_DN R193 R191 58 X_1K/1%4CPU_CNL_N 15,39,42,48,49 CPU_CNL_N W5 W4 PCH_CPU_PCIE_DP PCH_CPU_PCIE_DN W1 W2 220R/4 499R1%/4 CPU_VIDCLK CPU_VIDSOUT CPU_VIDALERT# H_PROCHOT#_R BCLKP BCLKN CPURST# K9 J9 CPU_CNL_N CPU_SKTOCC# CPU_CATERR_N 54 CFG0 TP42 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 TP44 TP41 TP45 TP46 TP43 TP47 C CFG10 TP48 R1972 X_0R VIDSCK VIDSOUT VIDALERT# PROCHOT# 49.9R1%/4 CFG_COMP VCCSA_SENSE VCCIO_SENSE VSS_SAIO_SENSE PROCPWRGD VCCST_PWRGD RESET# VCCCORE_SENSE VSSCORE_SENSE F39 F38 VCCGT_SENSE VSSGT_SENSE VCCCORE_SENSE VSSCORE_SENSE VCCGT_SENSE VSSGT_SENSE 49 49 49 49 AD5 AF4 AE4 VCCSA_SENSE VCCIO_SENSE VSA_IO_VSS_SENSE VCCSA_SENSE VCCIO_SENSE 56 54 TP40 HIGH No Lock LOW Lock NORM REVERSE DISABLE DISABLE DISABLE RESET# ENABLE ENABLE ENABLE BIOS REQ AC36 AB36 AC38 D13 PROC_TDO PROC_TDI PROC_TMS PROC_TCK CFG[0] CFG[1] CFG[2] CFG[3] CFG[4] CFG[5] CFG[6] CFG[7] CFG[8] CFG[9] CFG[10] CFG[11] CFG[12] CFG[13] CFG[14] CFG[15] BPM#[0] BPM#[1] BPM#[2] BPM#[3] PROC_AUDIO_CLK PROC_AUDIO_SDI PROC_AUDIO_SDO PROC_TRST# PROC_PREQ# PROC_PRDY# PROC_TRIGIN PROC_TRIGOUT CFG[17] CFG[16] CFG[19] CFG[18] M11 D VCCSTPLL 2014.09.29 remove DDR_VTT_CNTL PROC_SELECT# SKTOCC# CATERR# H15 F15 F16 H16 F19 H18 G21 H20 G16 E16 F17 H17 G20 F20 F21 H19 DESCRIPTION PCU PLL lock RSVD PEG_LANE_REVERSAL RSVD eDP PEG0CFGSEL[0] PEG0CFGSEL[1] PEG_DEFER_TRAINING RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD PECI PM_SYNC PM_DOWN THERMTRIP# F14 E14 F18 G18 R276 VCCGT_SENSE VSSGT_SENSE C38 D38 10 11 12 13 14 15 CLK24P CLK24N E38 E40 E39 C39 F8 VCCST_PWRGD U2 CPURST#_R E7 0R/4 R367 X_C0.1U16X/4 C365 CPU_PECI G7 CPU_PM_SYNC E8 CPU_PM_DOWN_R D8 20R/4 R327 CPU_THERMTRIP_N D11 0R/4 R331 DDR_VTT_CTRL VCC_SENSE VSS_SENSE PCI_BCLKP PCI_BCLKN CRB 1.0 update R11 change 100R CPU_PWRGD 12 PCH_CPU_BCLK_DP PCH_CPU_BCLK_DN PCH_CPU_NSSC_CLK_DP PCH_CPU_NSSC_CLK_DN PCH_CPU_NSSC_CLK_DP PCH_CPU_NSSC_CLK_DN 12,39 CPU_PECI 12 CPU_PM_SYNC 12 CPU_PM_DOWN 12 PCH_THERMTRIP +VCCIO R1989 PCH_CPU_BCLK_DP PCH_CPU_BCLK_DN CPU_VIDCLK CPU_VIDSOUT H_VIDALERT# H_PROCHOT# CPU_CATERR_N CPU_THERMTRIP_N 10KR/4 1KR1%/4 13 13 CFL-S RSVD-AB35 H13 G12 F13 F11 XDP_TDO XDP_TDI XDP_TMS XDP_TCK0 XDP_TDO XDP_TDI XDP_TMS XDP_TCK0 XDP_TDO 12 XDP_TDI 12 XDP_TMS 12 XDP_TCK0 12 Close CPU 20mil 10 CH-1.0u15A7.5mS-HF IOL1 VCCIO_SW 16 +VCCIO 15 R1982 C1390 R1984 100R1%4 R1986 C1395 22u6.3X8 0R/4 13 VCCIO_PG EN FB PG AGND NC-2 NC-1 C1388 22u6.3X8 C1385 22u6.3X8 X_1M/4 VCCIO X_220P/25V/4 12 VCCIO_FB R1985 14 C1387 0.1u10X4 VCCIO_FB X_COPPER R1983 1.74KR1%4 R1988 X_5.9K1%4 CP4 X_499R1%4 CPU_CNL_N VCCIO_OV VCCIO_OV 48 +12V_IO 53 VCCIO_PG VCCIO_PG R1980 100K VCCIO IO_VBIAS R306 300KR1%/4 VCCIO_EN R304 100KR/4 C1392 22u6.3X8 R1987 1K1%4 NB671GQ_QFN16-RH C C233 22u6.3X8 VCCIO_SENSE VCCIO_EN MAX:5.5A +VCCIO C1389 0.22u16X4 LP# C1 C0 VOUT(V) 1 1 X 1 0.85 0.875 0.95 0.975 X 0 1 C C306 X_C0.1U16X/4 NB681 OVP issue EN pin for normal mode, EN to >2.3V must < 1ms MLCC Cap don't used ( USM mode between 1.2V ~ 1.7V) ATX_5VSB B B VCCSFR_OC VCCIO_EN R366 47KR/4 VCC_DDR D G Q53 S R351 10KR/4 N-2N7002 R359 X_10KR/4 C B E Q55 2N3904 C372 X_C0.1U16X/4 D 53,56 R352 X_10KR/4 SLP_S3_CTRL G Q51 S N-2N7002 SLP_S3# assertion to max:1us VCC3 VR disabled R318 75KR/4 A A C B E C364 C1u6.3X5/4 Q54 2N3904 R319 75KR/4 MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 CPU PWR_VCCIO - NB681G 54 of 67 VCCSTPLL for Gaming3/5, Classic, ECO and H110 1.0V; 250mA For Cost down VCCST&VCCPLL merge 5VDUAL 新增 V C C ST漏電線路 ATX_5VSB VCCSTPLL_CNTL 10R/4 R332 3VSB C346 C1u6.3X5/4 EN:VIH 1.4V / VIL 0.6V EN pin Maximum:5.5V D1 POK C344 C560p50X/4 VIN G1 SLP_S4# NC S1 C345 C22u6.3X5/6 C793 X_C0.1U16X/4 R408 G2 12,28,39,46,47,53,55,58 SLP_S3# R407 4.7KR/4 C422 C0.1U16X/4 C R328 1KR1%/4 C335 C22u6.3X5/8 GS7133SO-R_PSOP8 R1977 3.16KR1%0402-RH D2 VSTPLL_EN S2 VSTP_EN_Q D1 I31-3730S02-N62 48 CP5 VCCSTPLL_OV X_COPPER NO OV,R26->25.5K,R27->100K, C178 unstuff from NCT3933 G1 VCCIO ramped and stable before beginning of VCCOPC/VCCEOPIO ramp S1 VSTP_EN_Q FB I31-7133S02-N03 AVL: PSON# VCCSTPLL_FB X_0R/4 Q65 NN-2N7002D 47 VOUT EN 3VSB S2 12,28,39,46,47,55,57,58 VSTPLL_EN D2 VDD Q66 NN-2N7002D G2 D VCCSTPLL U35 GND-2 VSTPLL_EN_S4 R403 4.7KR/4 GND-1 R409 47KR/4 D POK (OD pin) Vout @92% of full value delay 1.7ms OK to high VCCST/PLL stable 1ms before PROCPWRGD C VCCPLL_OC 1.2V; 110mA 2014.08.21 update 3VSB I31-7116S09-N03 VCCSFR_OC AVL:I31-0111A29-U33 I31-8866509-A36 U44 B EN C792 X_C0.1U16X/4 ADJ VCCSFR_OC_EN Channel SPEC ATX_5VSB EN:VIH1.2V EN pin Maximum:VIN+0.3V GS7116S5-ADJ-R_SOT23-5 VOUT VDD GND C407 C0.1U16X/4 R418 47KR/4 G2 C0.01u25X/4 D2 D1 S2 SLP_S4# G1 48 CP6 VCCSFR_OC_OV R396 2KR1%/4 X_COPPER from NCT3933 S1 12,28,39,46,47,55,57,58 B R395 1KR1%/4 VCCSFR_OC_FB Q68 NN-2N7002D C434 C406 C4.7u6.3X5/8 C423 C1u6.3X5/4 GS7116 datasheet EN:VIH 1.6V / VIL 0.6V EN pin Maximum:6.5V 3VSB 2014.08.25 update 2014.08.25 update S3 have power ATX_5VSB R417 47KR/4 R410 47KR/4 Q67 NN-2N7002D G2 D2 3V VCCSFR_OC_EN D1 S2 DDR_PWRGD 12,28,39,46,47,53,55,58 SLP_S3# R422 0R/4 R416 X_0R/4 G1 A S1 57 A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 CPU PWR_ST/PLL 55 of 67 SA Power:1.05V,12.3A R380 +12V Rocpset:5.36K OCP=Rocset*Rdson(Low side)/10uA =5.36K*3mohm/10uA =16.08A 10R/6 VCCSA_VCC C379 C1u16X/6 VCC3 D Rocs:5.76K,OCP: D03-4C05N03-O05 : 16.94A D03-632BA0C-N03 : 17.45A use UBIQ MOS need Check EN:VIH 2.4V / VIL 0.4V EN pin Maximum:5.5V Internal Pull-high U39 VCCSA_EN VCCSA_PG VCCSA_PG SA_REFOUT 10 VCC R354 10KR/4 2014.08.25 update EN BOOT PGOOD PHASE REFOUT UGATE C374 C1000p50X/4 up1540ㄩ C5/R415 no stuff R361 768R1%/4 REFIN D03-4503N0C-ST8 : 3.0mohm D03-632BA0C-N03 : 3.3mohm D03-3056M00-U47 : 4.2mohm 11 SA_REFIN Rdson(low)10V C361 C1000p50X/4 2014.12.25 for up1540:C39 is OCP set min:5K ohm stuff 5.36K OCP SET:15.76A 48 GND LGATE/OCSET FB SA_BOOT1 SA_PH1 SA_UG1 SA_LG1 R379 0R/6 SA_BST1 VCCSA C0.1U16X/4 C387 D R350 10R/4 SA_FB R368 1KR1%/4 SA_FB_R 0R/4 R356 VCCSA_SENSE FB:0.8V RT8125EGQW_WDFN10-HF R362 I32-8125E0C-R11 SA_FB_RC 0R/4 C368 C100p50N/4 R369 3.16KR1%/4 R353 0R/4 SA_OV +12V C C Irms = Iout * SQRT((Vout/Vin) * (1 - (Vout/Vin))) = 18* 0.2825 L7 = 5.086A 30L3A-15_0805-RH L8 30L3A-15_0805-RH L02-3008014-M09 Pull up by layout&Check level 2014.08.21 update VCCSA_12VIN +12V C367 C1u16X/6 C385 C384 C383 C22u16X5/8 C22u16X5/8 C22u16X5/8 C366 C10u16X5/8 ATX_5VSB R363 26.1KR1%/4 SA_UG1 R360 0R/6 SA_UG1_R VCCSA_EN R386 47KR/4 3.3V Q59 Footprint:CHK_IHLP2525CZ01 R355 10KR/4 D G Near High side MOS Q57 N-PK616BA_PDFN8-HF S N-2N7002 VRM_EN線 路 u p d a te D CH-1.0u14A5.5mS-HF SA_LG1 D G S Q56 N-2N7002 R385 5.36KR1%04 2014.12.25 for up1540:R417 SLP_S3# assertion to VCC, VCCGT, VCCIO and VCCSA rails completely off SLP_S3# assertion to max:1us Q58 C386 C3300p50X/6 N-PK632BA_PDFN8-HF D03-4503N0C-ST8 no SA_SNB VCCSA_EN C355 C22u6.3X5/8 EC26 CD560u6.3SO-HF-2 + C349 C1u6.3X5/4 + R384 2.2R/8 snubber SLP_S3_CTRL VCCSA B EN:VIH2.4V EN pin Maximum:6.5V N-2N7002 EC27 CD560u6.3SO-HF-2 S 53,54 1.05V,12.3A G IMVP8_VR_EN SA_PH1 4,49,53 L04-01073F0-M26 CHOKE11 Q61 B D03-4337N0C-ST8 C388 C0.1U16X/4 C71-5610671-N07 Lmin = ((Vin - Vout)/(Fsw * k * Iout_max)) * (Vout/Vin) = 0.5914uH (K = 30%) stuff 2016.8.9 4.53K for OCP=18.3A VR disabled A A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 CPU PWR_SA-RT8125E 56 of 67 R206 10KR/4 DDR_PWRGD DDR_REFO 10 EN BOOT PGOOD PHASE REFOUT UGATE LGATE/OCSET C129 C1000p50X/4 R200 665R1%/4 REFIN 11 up1540 : C145/R102 no stuff DDR_BOOT DDR_PH DDR_UG DDR_LG FB DDR_BST 0R/6 R225 C0.1U16X/4 C150 D DDR_FB 1KR1%/4 R208 FB:0.8V VCC_DDR C131 X_C0.1U16X/4 DDR_FB_RC R202 RT8125EGQW_WDFN10-HF X_0R/4 Vout=0.8*(1+R1/R2) side)/10uA I32-8125E0C-R11 48 R201 DDR_OV 0R/4 DDR_REF R214 1.96KR1%/4 C130 2014.12.25 for up1540:R52>NC C1000p50X/4 up1540 stuff R Rdson(low)4.5V 2014.12.25 for up1540:stuff R55->0R 2014.12.25 for up1540:C125 is OCP set min:5K ohm R105 stuff 5.1K OCP SET:22.173A D03-4C05N03-O05 : mohm D03-632BA0C-N03 : 4.6mohm D03-3056M00-U47 : 6.2mohm Irms = Iout * SQRT{(Vout/Vin) * [1 - (Vout/Vin)]} = 13.2* 0.427 L04-12A7721-T15 = 5.636A CD560u6.3SO-HF-2 C 5VDIMM EC5 + Q24 CD560u6.3SO-HF-2 DDR_UG_R C0.1U16X/4 0R/6 C10u6.3X5/6 R205 C89 EC4 + C125 DDR_UG CHOKE2 CH-1.2u15A3.2m-HF-1 (OS-CON CAP) 5VDIMM_IN C Rocpset:4.3K OCP=Rocset*Rdson(Low =4.75K*4.6mohm/10uA =21.85A DDR_PWRGD 55 U18 DDR_VR_EN OCP =13.2A*1.5=19.8A Rocs(R3)=OCP*Rdson[(Low side)/2]/10uA =19.8A*(4.6/2)mohm/10uA =4.95Kohm < 5K ohm C145 C1u6.3X/6 EN:VIH 2.4V / VIL 0.4V EN pin Maximum:5.5V Internal Pull-high GND D DDR_VCC 10R/6 R227 5VDIMM 5VDIMM DDR4_1.2V 2.5A+9.5A+1.2A=13.2A 2.5A FOR CPU 9.5A FOR 4DIMM 1.2A FOR DDR VTT VCC C64 C0.1U16X/4 C71-5610671-N07 N-PK616BA_PDFN8-HF CHOKE6 CH-1.1u32A1.8m-HF D03-616BA0C-N03 2016.8.9 4.99K for OCP=19.8A 2016.10.27 6.89K for OCP=20A 1 CD560u6.3SO-HF-2 C154 C3300p50X/6 2014.12.25 for up1540:R95 ->NC CD560u6.3SO-HF-2 C10u6.3X5/6 C22u6.3X5/8 C22u6.3X5/8 D03-632BA0C-N03 B snubber C22u6.3X5/8 N-PK632BA_PDFN8-HF C1u6.3X5/4 R226 6.98KR1%/4 C185 C177 C168 C218 C294 EC21 EC18 L04-11A7331-T15 + R234 2.2R/8 DDR_SNB OCPSET Q29 13.2A VCC_DDR + DDR_LG 1.2V DDR_PH B C71-5610671-N07 D a t a s h e e t 公式計算 Lmin = ((Vin - 1.2V)/(Fsw * k * Iout_max)) * (Vout/Vin) = 0.7677uH (K = 30%) 若 帶 入C AP E S R 計 算 ,0.24 32 u H＜ L＜ uH 2014.12.17 update From SIO pin 87 39 VPP_VR_PG control預 留 SIO_VDDQ_EN 39,58 VPP_VR_PG R694 0R/4 R207 X_0R/4 DDR_VR_EN ATX_5VSB R708 47KR/4 C627 X_C1u6.3X5/4 A DDR_S4_EN Q93 NN-2N7002D G2 D2 A D1 S2 SLP_S4# G1 S1 12,28,39,46,47,55,58 MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 DDR4 Power-RT8125E 57 of 67 4DIMM :2.24A FOR DDR VPP2.5V VPP25 Power 2.5V; 2.24A VPP25 5VDIMM_VPP 5VDIMM_VPP C391 C0.22u6.3X5/4 L04-47B7930-M26 D 5VDIMM L02-3008014-M09 AVL: L04-47B7350-M26 5VDIMM_VPP VPP25 VPP25_MODE U36 C337 C0.1U16X/4 R323 X_47KR/4 R320 X_10KR/4 C339 C0.1U16X/4 VPP_EN SW-1 SW-2 EN OUT VPP_VR_PG EN:VIH 1.6V / VIL 0.4V EN pin Maximum:6.0V ATX_5VSB VIN-1 VIN-2 VPP_PHASE1 VPP25_OUT VPP25_FB CH-0.47u5A21mS-HF R344 200KR1%/4 VPP25 PG VPP25_MODE MODE/VCON FB 5VDIMM VPP25 C350 VPP25_RAMP C330p50N/4 Ramp R335 63.4KR1%/4 12 GND VPP25 CHOKE10 C412 C0.1U16X/4 C362 C22u6.3X5/8 39,57 13 D Close DIMM C363 C22u6.3X5/8 C330 C22u6.3X5/8 30L3A-15_0805-RH C322 C22u6.3X5/8 L5 5VDIMM_VPP R315 10KR/4 C338 C22u6.3X5/8 L6 5VDIMM_VPP 30L3A-15_0805-RH C370 C10u6.3X5/6 MP2147GD-Z_QFN12-RH R311 47KR/4 I9C-P21470C-M03 R312 2.2KR/4 Q52 NN-2N7002D C323 G2 VPP_EN D2 ENABLE HIGH:1.6V D1 C1u6.3X5/4 S2 C R324 X_0R/4 SIO_VPP_EN R325 0R/4 39 5VDIMM R330 3.3KR1%/4 R309 100KR/4 D G S R310 X_100KR/4 C G1 C347 C0.1U16X/4 S1 SLP_S4# 12,28,39,46,47,55,57 Q49 N-2N7002 R316 X_0R/4 C318 C1u16X/6 To make sure VPP EN after 5VDIMM stable DDR VTT Power B B VCC_DDR VCC_DDR VCC5 near 0.3*4=1.2A C215 C0.1U16X/4 R268 10KR1%/4 12,28,39,46,47,53,55 VIN SLP_S3# EN1 DDR_VTT_CTRL EN2 VOUT VTT_DDR near DIMM slot NC VCC_DDR VREF C273 C10u6.3X5/6 C272 C10u6.3X5/6 C274 C0.1U16X/4 EN1, EN2 Enable : HIGH > 0.8V Disable : Low < 0.4V VTT_DDR U24 VCNTL VCC_DDR 2015.03.02 change to 3103S PAD GND C174 C10u6.3X5/6 VTT_DDR C231 C0.22u6.3X5/4 pin6 C246 C0.1U16X/4 C245 C0.1U16X/4 C259 C0.1U16X/4 R272 10KR1%/4 VTT_DDR_VREF NCT3103S_ESOP8-HF I31-3103S02-N62 NCT3103S co-lay NCT3102S/UP0109 C219 C0.1U16X/4 R273 10KR1%/4 A A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 DDR4 Power-VPP25 58 of 67 PCH_1VSB Rdson(low side mosfet)4.5V 1.0V; 11A D03-3116M00-U47 : 3.6 mohm D03-632BA0C-N03 : 4.6mohm D03-3056M00-U47 : 6.2mohm OCP = 16.69A OCP = 10uA*7.68K / 4.6 mohm = 16.69 A D D Rocs:7.87K,OCP: D03-4C05N03-O05 : 15.74A D03-632BA0C-N03 : 17.1A use UBIQ MOS need Check 5VDUAL L04-47B7730-T15 for OC, Gaming 10, 9, 7, L04-12A7321-L65 for Gaming 3, SLI, ECO R725 10R/6 L04-12A7721-T15 for cost down 2014.08.25:Change PCH_SWIC_VCC 1u/0603 L02-3008014-M09 C650 C1u6.3X/6 R758 665R1%/4 REFIN Q92 5VDUAL C651 too Big X_C0.1U16X/4 CD560u6.3SO-HF-2 MAX:10.664A C71-5610671-N07 PCH_1VSB N-PK616BA_PDFN8-HF CH-1.0u14A5.5mS-HF C546 C803 C804 C10u6.3X5/6 C1u6.3X5/4 C22u6.3X5/8 C22u6.3X5/8 C71-5610671-N07 CP7 PCH_CORE_FB_CP 1KR1%/4 R739 C536 X_0R/4 C10u6.3X5/6 R738 C547 AVL: L04-0107800-M26 C597 C3300p50X/6 PCH_CORE_FB_RC C22u6.3X5/8 D03-632BA0C-N03 2016.08.15 change used L04-01073F0-M26 C537 N-PK632BA_PDFN8-HF L04-01073F0-M26 CD560u6.3SO-HF-2 R648 2.2R/8 EC33 C657 X_C0.01u25X/4 PCH Bottom CD560u6.3SO-HF-2 2016.8.9 4.22K for OCP=16.69A 2016.10.27 5.62K for OCP=17.8A CHOKE12 Q90 2014.12.25 for up1540:R177->NC PCH_CORE_OV to sink/source over voltage IC pin10 sink/source current capability can't over 1mA So max voltage can't over 1.8V from NCT3933 C D03-616BA0C-N03 EC32 I32-8125E0C-R11 C626 C10u16X5/8 R726 5.62KR1%/4 RT8125EGQW_WDFN10-HF R759 0R/4 PCH_R_UGATE C625 C0.1U16X/4 PCH_SNB 48 PCH_LGATE PCH_CORE_FB C659 C1000p16X/4 2014.12.25 for up1540:C193 is OCP set min:5Kohm R185 stuff 7.87K OCP SET:15.74A FB 0R/6 R687 11 PCH_REFIN PCH_UGATE PCH_R_BOOT C660 C1000p16X/4 C 0R/6 R727 +1 LGATE/OCSET PCH_PHASE 30L3A-15_0805-RH UGATE PCH_BOOT L9 EC36 +1 REFOUT PHASE GND 2014.12.25 for up1540:C236&R204 ->NC 10 BOOT PGOOD 30L3A-15_0805-RH PCH_REFOUT EN 5VDUAL_PCH_IN C634 C0.1u16X/6 L10 + PCH_1VSB_EN 2014.08.21 update VCC U61 EN:VIH 2.4V / VIL 0.4V EN pin Maximum:5.5V Internal Pull-high Lmin = ((Vin - Vout)/(Fsw * k * Iout_max)) * (Vout/Vin) = 0.8335uH (K = 30%) PCH_1VSB X_COPPER PLACE UNDER THE PCH R750 3.92KR1%/4 B B Vout = = = = 5VDUAL Vref * (1 + R821/R822) 0.8 * (1 + 1K/3.92K) 0.8 * 1.2551 1.004V R757 X_47KR/4 PCH_1VSB_EN PCH_1VSB_EN 61 C658 X_C0.1U16X/4 0728: Change net name PCH_1VSB_EN R768 ATX_5VSB 10KR/4 OPC_1P8_EN# D G S Q98 N-2N7002 C676 X_C0.1U16X/4 D 39,40,46,60 SIO_SLPSUS G S Q110 N-2N7002 A A C B E 3VSB R783 1KR1%/4 R782 2.21KR1%/4 Q99 2N3904 MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom 0902 : Stuff R when NO PCH_1P8 & V_OPC_1P8 Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 PCH Core Power-RT8125E 59 of 67 SPI_VCC3 SPI_VCC3 JSPI1 11 PCH_SPI_MISO PCH_SPI_CS0# SPI_SW_SEL PCH_SPI_IO2 D SPI_VCC3 3VSB CP10 X_COPPER 2 EMI D29 X_ESD-MLVS0402L04-HF P.S Close to JSPI1 For TL624-1.1 : Stuff D7 2017.2.17 remove PCH_SPI_CS0# PCH_SPI_CLK PCH_SPI_MISO PCH_SPI_MOSI PCH_SPI_IO2 PCH_SPI_IO3 CHIP_PWGD PCH_PWROK For TL624-1.1 : Stuff R62 Old : Don't stuff R62 SPI_VCC3 C C0.1U16X/4 12 PCH_SPI_IO3 N31-2061451-H06 D25 X_ESD-MLVS0402L04-HF R767 0R/4 C709 PCH_SPI_MOSI PCH_SPI_CLK H2X6[10]M-2PITCH_BLACK-RH-3 1 D SPI_VCC3 PCH_SPI_CS0# 12 PCH_SPI_CLK 12 PCH_SPI_MISO 12 PCH_SPI_MOSI 12 PCH_SPI_IO2 12 PCH_SPI_IO3 12 CHIP_PWGD 12,39,60 PCH_PWROK 4,12 SPI_VCC3 C SPI_VCC3 X_1KR/4 A BIOS R778 X_2.2KR/4 R780 PCH_SPI_CS# PCH_SPI_MISO PCH_SPI_IO2 SPI1 R779 R781 SPI1_MISO SPI1_IO2 15R/4 15R/4 CS DO(IO1) WP(IO2) GND VCC HOLD(IO3) CLK DI(IO0) C701 C0.1U16X/4 C710 C10u6.3X5/6 SPI1_IO3 SPI1_CLK SPI1_MOSI Module Stuff CHIP_PWGD, But PCH_PWROK may ramp up before CHIP_PWGD R808 R807 R777 R776 15R/4 15R/4 15R/4 PCH_SPI_IO3 PCH_SPI_CLK PCH_SPI_MOSI X_1KR/4 For Tl624 1.1 W25Q128FVSIQ-HF M31-2512832-M24 12,39,60 CHIP_PWGD CHIP_PWGD ATX_5VSB 12,39 RSMRST# SPI_SW_SEL D28 X_S-RB751V-40_SOD323-RH 10KR/4 R775 RSMRST# D27 S-RB751V-40_SOD323-RH 12,39 D74 SIO_DPWROK S-RB751V-40_SOD323-RH 39,40,46,59 D31 SIO_SLPSUS B B S-RB751V-40_SOD323-RH For TL624-1.1 SKYLAKE : Stuff D10/D17/R353 B85/H87 : Stuff D8/D9/R353 Others : Stuff R272 A A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Rev 11 SPI ROM Sheet Date: Thursday, August 03, 2017 60 of 67 Function IN Co-Lay NOT U18 , VBAT 3VDSW Stuff R260 INPUT1 Function OUT INPUT2 IN OUTPUT1 VBAT_PCH VBAT R568 1 X_0R/4 0 1 0 0 Default OUT INPUT3 & lowswitch EN INPUT4 OUTPUT2 OUTPUT3 VOUT D D 20160505 C560 C1u6.3X/6 0 1 1 (discharge) 1 0 (discharge) 1 0 (discharge) Z R589 3KR1%/4 X_3KR1%/4 VBAT_3VDSW X Y VBAT1 VBAT1 CRB D20 S-BAT54C_SOT23 R588 45.3KR1%/4 X_45.3KR1%/4 R549 1KR1%/4 Co-Lay NOT USE U1 , R20 STUFF VBAT1_BAT BAT1_X1 RTCRST# R523 X_0R/4 Default RTCRST#_D BAT1 BAT2P_BLACK-RH-1 N91-01F0151-L06 BAT-BCR2032P-RH If STUFF R20 Please Check RTCRST# Double Pull High D06-0100101-P01 VBAT Co-Lay NOT USE U18 , C SIO_3VA R550 20KR1%/4 39 CLR_CMOS CLR_CMOS RTCRST#_D 2 U54 CLR_CMOS function INPUT1 CLR_CMOS# INPUT2 RTCRST#_D RTCRST#_PCH OUTPUT1 D19 C0.1U16X/4 39 R537 Co-Lay NOT USE U1 , RTCRST# Pull high on PCH side 11 RTCRST# RTCRST# ATX_5VSB CUT_VBAT function X_4.7KR/4 CUT_VBAT DIS_CHARGE 10 N31-1020151-H06 INPUT3 CUTVBAT POWER_OFF INPUT4 DIS_CHARGE RTCRST#_SIO OUTPUT3 OUTPUT2 If has cut other power,please use output 12 POWER_OFF 13 RTCRST#_D DCPRTC R492 4.7KR/4 RTCRST#_D 3VA_OFF# 40 3VA_OFF# 16 R494 5.6KR/4 D G VBAT DCPRTC 46 Q77 POWER_OFF S LOW SWITCH VIN VBAT NC-1 NC-2 If has discharge function R15 change to ESD ESD"D0G-2950500-SI0" GND-1 GND-2 B R524 100KR/4 ALL UNSTUFF 12 SIO_3VA C541 C1u6.3X/6 14 R522 X_4.7KR/4 VDD R508 X_100KR/4 H1X2M_BLACK-RH C Close to Pin14 VBAT JBAT1 C279 UnstuFF C524 C0.1U16X/4 VBAT_PCH(POWER) VOUT N-2N7002 VBAT_PCH 3VDSW R969 9.1KR1%/4 POWER_OFF Q79 R493 2.2KR/4 20160503 D G B S N-2N7002 SLG4B41231V_STQFN14-HF PCH_TIME C521 C0.1U16X/4 T70-412310C-SF9 20170728 PCH_1VSB_EN PCH_1VSB_EN 59 Q78 POWER_OFF 3VSB_EN D G 3VSB_EN 46 S N-2N7002 Q80 POWER_OFF PCH_1VSB D G S N-2N7002 CUT_VBAT 3VSB R959 X_100KR/4 A A MICRO-STAR INT'L CO.,LTD MS-7B48 MSI Size Custom Document Description Sheet Date: Thursday, August 03, 2017 Rev 11 Clear CMOS SLG4B41231V 61 of 67 PCB Mounting Holes D 9 PCB1 MH1 MH2 MH3 6 D 7B48_10 CPU Socket metal sheet PCH 3 6 X_MH001 9 X_MH001 8 MH9 X_MH001 E31-050540-K08 E31-0505030-K08 MH8 HS-0504220-HF X_HS-0504220-HF X_MH001 MEC2 HS-0504200-HF X_HS-0504200-HF X_MH001 MH7 X_MH001 C C696 C0.1U16X/4 E31-0406991-K08 OPT_B250 HS-0406991-RH BIOS Label MEC2 E21-7869020-F02 MEC2 X_MH001 MOS-W_HS1 MEC1 MEC2 MH6 CPU_H1 ( PT44A34-641C ) C 鐵 座 MEC1 MH5 MEC1 MOS-N_HS1 CPU MEC1 X_MH001 MH4 PCH_HS1 CPU_H1 X_MH001 PK0-07B4810-G37 PK0-07B4810-E48,競 華 , 3,寶 安 恩 斯 邁 廠 (M SIS) 成-深 圳 ,23,寶 安 恩 斯 邁廠 (MS IS) PK0-07B4810-G37,精 C718 C0.1U16X/4 H270 AMI_LABLE B250 AMI_BIOS LABLE X_B250 B01-82B2505-I06 BIOS_LABLE H270 X_GL82H270-RH B01-82H2705-I06 G51-M1SPXXA-A09 USB3.1 Label LABLE1 B Label THX B Test point Simulation X_USB3.1 G51-M1SPG42-Q13 SIM1 MARKET Label Channel Z370-A PRO MARKET Label2 MCJ Z370-S01A MKT_LABLE1 MKT_LABLE2 +VCCCORE +VCCGT VCC_DDR VCCSA +VCCIO PCH_1VSB SIM2 SIM1 SIM2 X_PIN1*2 X_PIN1*2 VCORE VGT VCC_DDR VCCSA VCCIO PCH_1VSB Optical Fiducial Marks-120 MKT MKT FM1 X_MKT_Channel_Z370-A PRO X_MKT_MCJ_Z370-S01 G51-M1SPL93-Q13 G51-M1SPL92-Q13 FM2 FM3 FM4 VCCSTPLL VCCST VCCSFR_OC VCCSFR VTT_DDR FM5 FM6 FM7 FM8 VTT_DDR VPP25 VPP25 A A To POWER 2015/02/03 MICRO-STAR INT'L CO.,LTD MS-7B48 17ci203 MSI Size Custom Document Description Rev 11 Manual parts Sheet Date: Thursday, August 03, 2017 62 of 67 ... 71 216 72 79 M_MAA _A1 6 M_MAA _A1 5 M_MAA _A1 4 M_MAA _A1 3 M_MAA _A1 2 M_MAA _A1 1 M_MAA _A1 0 M_MAA _A9 M_MAA _A8 M_MAA _A7 M_MAA _A6 M_MAA _A5 M_MAA _A4 M_MAA _A3 M_MAA _A2 M_MAA _A1 M_MAA _A0 DIMMA 2A 51 52 13 2 13 3... M_DATA _A1 8 M_DATA _A1 7 M_DATA _A1 6 M_DATA _A1 5 M_DATA _A1 4 M_DATA _A1 3 M_DATA _A1 2 M_DATA _A1 1 M_DATA _A1 0 M_DATA _A9 M_DATA _A8 M_DATA _A7 M_DATA _A6 M_DATA _A5 M_DATA _A4 M_DATA _A3 M_DATA _A2 M_DATA _A1 M_DATA _A0 ... A4 0 A4 1 A4 2 A4 4 A6 AA17 AA18 AA20 AA 21 AA26 AA28 AA29 AB17 AB18 AB20 AB 21 AB25 AB29 AB4 AB42 AC10 AC 11 AC14 AC16 AC32 AC38 AC4 AC5 AC7 AC8 AD1 AD18 AD20 AD 21 AD25 AD29 AD45 AE 11 AE14 AE32 AE33 AE38
Ngày đăng: 08/08/2021, 15:01
Xem thêm: