1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

msi ms 1683 r1 2 schematics

41 30 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 41
Dung lượng 750,42 KB

Nội dung

A B C MS-1683 VER : 1.2 D E CHARGER DC JACK & Selector Penryn Page 3,4 01 : BLOCK DIAGRAM 02 : PLATFORM 03 : Penryn-1 (HOST BUS) 04 : Penryn-2 (POWER/GND) 05 : MCP79-1 (FSB) 06 : MCP79-2 (MEM) 07 : MCP79-3 (MEM POWER) 08 : DDR2 SODIMM 09 : DDR2 SODIMM 10 : DDR2 TREMINATION 11 : MCP79-4 (PCIE) 12 : MCP79-5 (LVDS) 13 : MCP79-6 (PCI & LPC) 14 : MCP79-7 (SATA & USB) 15 : MCP79-8 (HDA & MISC) 16 : MCP79-9 (POWER) 17 : HDMI Connector 18 : CRT & LVDS 19 : KBC/EC/uP ENE3926 20 : HDD,CDROM& USB CONN 21 : CardReader (RTS5158E) 22 : PCIE LAN (RTL8211CL) 23 : Mini_PCIE, FAN, LED 24 : Fan & MDC CONN 25 : CODEC(ALC662) & Amp 26 : Audio Jacks 27 : Powergood & Power switch 28 : BATTERY SELECT 29 : BATTERY CHARGER 30 : SYSTEM POWER 3V,5V & +1_1VSUS 31 : DDR2 RAM POWER 32 : MCP79_CORE & VTT POWER 33 : +1_5VRUN & +1_1VRUN 34 : CPU POWER 35 : Screw & EMI 36 : Non_Footprint for BOM 37 : Power on Sequency 38 : Lanuch Board 39 : USB Daughter Board MAX8724 Page 29 TPS51125 LDO +1_1VSUS APL5915 Page 30 Page 30 +3V +5V Page 28 HOST 166/200/266 MHZ 4X +MCP79_CORE SYS POWER SC412 CRT RGB Page 18 LVDS LVDS Page 18 HDMI HDMI Page 32 NORTH BRIDGE Dual Channel DDRII 667/800 MHZ nVIDIA +VTT(1.05V) TPS51117 DDR-SODIMM0 Page 32 Page MCP79 Dual Channel DDRII 667/800 MHZ Page 17 LDO SMDDR_VTERM APL5331 +1_8VDIMM DDR-SODIMM1 TPS51117 Page Page 31 Page 5~7,11~16 Page 31 SPI NEW CARD BIOS Page 15 MINI PCIE Page 24 Page 23 SATA Page 22 SATA PCI-EXPRESS IN CARD RTS5159 XD Page 33 Page 33 +3VRUN ISL6262A Page 34 HDD Page 20 USB1.1/2.0 Page 21 MMC/SD/MMS LDO +1_5VRUN APL5912 CPU POWER DVD/CDROM Page 20 PCIE-LAN RTL8211CL LDO +1_1VRUN APL5912 USB1.1/2.0 ALC662 Azalia CardReader Camera Page 25 MDC Internal SPK MIC LINE IN Earphone Internal MIC USB Page 20 Page 20 New card USB Page 23 Bluetooth USB USB Page 24 Page 24 Page 24 LPC BUS LPC DUBUG Page 19 TP & KB Page 26 USB 4,5,6 USB Port Page 19 KBC ENE 3926 Page 19 SPI EC Page 19 4 MICRO-STAR INT'L CO.,LTD Title Size C Date: A B C D BLOCK DIAGRAM Document Number Rev 1.2 MS-1683 Wednesday, November 18, 2009 E Sheet of 40 A B C D E Voltage Rails Voltage Description Control Signal PWR_SRC AC ADAPTER OR BATTERY IN V_CORE Core Voltage for Processor VR_ON 1.05 rail for Processor & 945GM I/O CPUVDD_EN +1_5VRUN 1.5V switched power rail(off in S3-S5) RUN_POWER ( RUN_ON ) +3VRUN 3.3V switched power rail(off in S3-S5) RUND ( RUN_ON ) +5VRUN 5.0V switched power rail(off in S3-S5) RUND (RUN_ON ) 0.9V DDR Termination voltage (off in S4-S5) STR_EN# 1.8V power rail DDR (off in S4-S5) DIMM_ON +3VSUS 3.3V power rail (off in S4-S5) SUS_ON +5VSUS 5.0V power rail (off in S4-S5) SUS_ON +3VALW 3.3V always on power rail PWR_SRC +5VALW 5.0V always on power rail PWR_SRC ADD5V 5.0V Power rail Audio codec(off in S3-S5) RUND +1_2VSUS Core Voltage For RTL8111C +3VSUS +1_1VSUS 1.1V power rail (off in S4-S5) SUS_ON +1_1VRUN 1.1V power rail (off in S3-S5) RUN_POWER ( RUN_ON ) Core Voltage for MCP79 RUN_ON 1 +VTT SMDDR_VTERM +1_8VDIMM MCP79_CORE POWER STATES SIGNAL SLP_S3# SLP_S4# SLP_S5# +V*ALWAYS +V*SUS +V*RUN Clocks ON ON ON ON STATE Full ON HIGH HIGH HIGH S1(Power On Suspend) HIGH HIGH HIGH ON ON ON LOW S3( Suspend to RAM) LOW HIGH HIGH ON ON OFF OFF S4( Suspend to Disk) LOW LOW HIGH ON OFF OFF OFF S5 / Soft OFF LOW LOW LOW ON OFF OFF OFF 4 Note : WHEN AC MODE , System turn on then high +V*SUS will always keep MICRO-STAR INT'L CO.,LTD Title PLATFORM Size Document Number Custom Date: A B C D Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet E of 40 A B 5 E H_RS#[2:0] H_RS#[2:0] H_REQ#[4:0] H_REQ#[4:0] U13A H_ADSTB#1 Y2 U5 R3 W6 U4 Y5 U1 R4 T5 T3 W2 W5 Y4 U2 V4 W3 AA4 AB2 AA3 V1 A[17]# A[18]# A[19]# A[20]# A[21]# A[22]# A[23]# A[24]# A[25]# A[26]# A[27]# A[28]# A[29]# A[30]# A[31]# A[32]# A[33]# A[34]# A[35]# ADSTB[1]# H_A20M# H_FERR# H_IGNNE# A6 A5 C4 A20M# FERR# IGNNE# 5 5 H_STPCLK# H_INTR H_NMI H_SMI# D5 C6 B4 A3 STPCLK# LINT0 LINT1 SMI# M4 N5 T2 V3 B2 D2 D22 D3 F6 ICH 5 BPM_2#[1] BPM_2#[0] THRMDA_2 THRMDC_2 BPM_2#[2] RSVD[06] GTLREF2 TDO_M TDI_M 5 H5 F21 E1 H_DEFER# H_DRDY# H_DBSY# 5 H_BREQ# F1 D20 B3 LOCK# H4 RESET# RS[0]# RS[1]# RS[2]# TRDY# C1 F3 F4 G3 G2 HIT# HITM# G6 E4 CONTROL IERR# INIT# BPM[0]# BPM[1]# BPM[2]# BPM[3]# PRDY# PREQ# TCK TDI TDO TMS TRST# DBR# IERR# H_RS#0 H_RS#1 H_RS#2 H_INIT# H_LOCK# H_CPURST# H_TRDY# H_HIT# H_HITM# AD4 AD3 AD1 AC4 AC2 AC1 AC5 AA6 AB3 AB5 AB6 C20 PREQ# HTCK HTDI D21 A24 B25 H_PROCHOT# THERMDA THERMDC THERMTRIP# IERR# R44 56R0402 HTMS R102 54.9R1%0402 HTDI R103 54.9R1%0402 PREQ# R104 54.9R1%0402 H_PROCHOT# R45 68R0402 HTCK R101 54.9R1%0402 HTRST# R105 649R1%0402 U13B H_D#[63:0] H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 MCP79 Recommend 10/1 5 5 5 H_DSTBN#0 H_DSTBP#0 H_DINV#0 H_D#[63:0] R178 1KR1%0402 C7 Within 0.5" H_PROCHOT# 5,34 R179 2KR1%0402 5 PM_THRMTRIP# H_DSTBN#1 H_DSTBP#1 H_DINV#1 GTLREF TEST1 TEST2 TEST3 H CLK BCLK[0] BCLK[1] A22 A21 CLK_CPU_BCLK CLK_CPU_BCLK# TP13 R195 X_1KR0402 R183 X_1KR0402 Cap close to thermal sensor D[0]# D[1]# D[2]# D[3]# D[4]# D[5]# D[6]# D[7]# D[8]# D[9]# D[10]# D[11]# D[12]# D[13]# D[14]# D[15]# DSTBN[0]# DSTBP[0]# DINV[0]# N22 K25 P26 R23 L23 M24 L22 M23 P25 P23 P22 T24 R24 L25 T25 N25 L26 M26 N24 D[16]# D[17]# D[18]# D[19]# D[20]# D[21]# D[22]# D[23]# D[24]# D[25]# D[26]# D[27]# D[28]# D[29]# D[30]# D[31]# DSTBN[1]# DSTBP[1]# DINV[1]# AD26 C23 D25 C24 AF26 AF1 A26 C3 B22 B23 C21 TEST5 TEST6 TEST7 TP26 TP29 TP25 CPU_BSEL0 CPU_BSEL1 CPU_BSEL2 5 E22 F24 E26 G22 F23 G25 E25 E23 K24 G24 J24 J23 H22 F26 K22 H23 J26 H26 H25 D[32]# D[33]# D[34]# D[35]# D[36]# D[37]# D[38]# D[39]# D[40]# D[41]# D[42]# D[43]# D[44]# D[45]# D[46]# D[47]# DSTBN[2]# DSTBP[2]# DINV[2]# Y22 AB24 V24 V26 V23 T22 U25 U23 Y25 W22 Y23 W24 W25 AA23 AA24 AB25 Y26 AA26 U22 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 D[48]# D[49]# D[50]# D[51]# D[52]# D[53]# D[54]# D[55]# D[56]# D[57]# D[58]# D[59]# D[60]# D[61]# D[62]# D[63]# DSTBN[3]# DSTBP[3]# DINV[3]# AE24 AD24 AA21 AB22 AB21 AC26 AD20 AE22 AF23 AC25 AE21 AD21 AC22 AD23 AF22 AC23 AE25 AF24 AC20 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 COMP[0] COMP[1] COMP[2] COMP[3] R26 U26 AA1 Y1 COMP0 COMP1 COMP2 COMP3 DPRSTP# DPSLP# DPWR# PWRGOOD SLP# PSI# E5 B5 D24 D6 D7 AE6 H_D#[63:0] H_DSTBN#2 H_DSTBP#2 H_DINV#2 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 VTT HTMS HTRST# THERMAL PROCHOT# THERMDA THERMDC VTT DATA GRP BR0# H_ADS# H_BNR# H_BPRI# GTLREF TEST1 TEST2 TEST3 TEST4 TEST5 TEST6 TEST7 BSEL[0] BSEL[1] BSEL[2] DATA GRP REQ[0]# REQ[1]# REQ[2]# REQ[3]# REQ[4]# ADDR GROUP_1 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 K3 H2 K2 J3 L1 DEFER# DRDY# DBSY# H1 E2 G5 MISC DATA GRP H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 ADS# BNR# BPRI# XDP/ITP SIGNALS H_ADSTB#0 A[3]# A[4]# A[5]# A[6]# A[7]# A[8]# A[9]# A[10]# A[11]# A[12]# A[13]# A[14]# A[15]# A[16]# ADSTB[0]# DATA GRP J4 L5 L4 K5 M3 N2 J1 N3 P5 P2 L2 P4 P1 R1 M1 ADDR GROUP_0 H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 RESERVED D H_A#[35:3] H_A#[35:3] C H_D#[63:0] H_DSTBN#3 H_DSTBP#3 H_DINV#3 R180 R176 R108 R106 27.4R1% 54.9R1%0402 27.4R1% 54.9R1%0402 H_DPRSTP# 5,34 H_DPSLP# H_DPWR# H_PWRGD H_CPUSLP# PSI# 34 Penryn Within 0.5" 25mils Spacing COMP0,2 > 18mils COMP1,3 > 5mils THERMDA +3VRUN Penryn U11 C277 Trace : 10/10/20 2200P50X0402 THERMDC C269 SMBCLK SMB_CPU_CLK D+ SMBDATA SMB_CPU_DATA D- ALERT# THERMAL_INT# GND VDD T_CRIT_A# SMB_CPU_CLK 19 SMB_CPU_DATA 19 THERMAL_INT# 15,19 EMC1402_MSOP8 X_0.1U10X0402 MICRO-STAR INT'L CO.,LTD +3VRUN Close to CPU socket Title SMB_CPU_CLK R174 2.2KR0402 SMB_CPU_DATA R175 2.2KR0402 Date: A B C D PENRYN-1 (HOST BUS) Size Document Number Custom MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet E of 40 A B C D E close to cpu socket VTT U13D A4 A8 A11 A14 A16 A19 A23 AF2 B6 B8 B11 B13 B16 B19 B21 B24 C5 C8 C11 C14 C16 C19 C2 C22 C25 D1 D4 D8 D11 D13 D16 D19 D23 D26 E3 E6 E8 E11 E14 E16 E19 E21 E24 F5 F8 F11 F13 F16 F19 F2 F22 F25 G4 G1 G23 G26 H3 H6 H21 H24 J2 J5 J22 J25 K1 K4 K23 K26 L3 L6 L21 L24 M2 M5 M22 M25 N1 N4 N23 N26 P3 P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 A2 AF6 AF8 AF11 AF13 AF16 AF19 AF21 A25 AF25 VSS[001] VSS[082] VSS[002] VSS[083] VSS[003] VSS[084] VSS[004] VSS[085] VSS[005] VSS[086] VSS[006] VSS[087] VSS[007] VSS[088] VSS[008] VSS[089] VSS[009] VSS[090] VSS[010] VSS[091] VSS[011] VSS[092] VSS[012] VSS[093] VSS[013] VSS[094] VSS[014] VSS[095] VSS[015] VSS[096] VSS[016] VSS[097] VSS[017] VSS[098] VSS[018] VSS[099] VSS[019] VSS[100] VSS[020] VSS[101] VSS[021] VSS[102] VSS[022] VSS[103] VSS[023] VSS[104] VSS[024] VSS[105] VSS[025] VSS[106] VSS[026] VSS[107] VSS[027] VSS[108] RSVD_03 VSS[109] VSS[029] VSS[110] VSS[030] RSVD_04 VSS[031] VSS[112] VSS[032] VSS[113] VSS[033] VSS[114] VSS[034] VSS[115] VSS[035] VSS[116] VSS[036] VSS[117] VSS[037] VSS[118] VSS[038] VSS[119] VSS[039] VSS[120] VSS[040] VSS[121] VSS[041] VSS[122] VSS[042] VSS[123] VSS[043] VSS[124] VSS[044] VSS[125] VSS[045] VSS[126] VSS[046] VSS[127] VSS[047] VSS[128] VSS[048] RSVD_07 VSS[049] VSS[130] VSS[050] VSS[131] VSS[051] VSS[132] VSS[052] VSS[133] VSS[053] VSS[134] VSS[054] VSS[135] VSS[055] VSS[136] VSS[056] VSS[137] VSS[057] VSS[138] VSS[058] VSS[139] VSS[059] VSS[140] VSS[060] VSS[141] VSS[061] VSS[142] VSS[062] VSS[143] VSS[063] VSS[144] VSS[064] VSS[145] VSS[065] VSS[146] VSS[066] BPM_2#[3] VSS[067] VSS[148] VSS[068] VSS[149] VSS[069] VSS[150] VSS[070] VSS[151] VSS[071] VSS[152] VSS[072] VSS[153] VSS[073] VSS[154] VSS[074] VSS[155] VSS[075] VSS[156] VSS[076] VSS[157] VSS[077] VSS[158] VSS[078] VSS[159] VSS[079] VSS[160] VSS[080] VSS[161] VSS[081] VSS[162] VSS[163] C105 0.1U10X0402 V_CORE C42 0.1U10X0402 C41 0.1U10X0402 C35 0.1U10X0402 C43 0.1U10X0402 C106 0.1U10X0402 V_CORE (67A) A7 A9 A10 A12 A13 A15 A17 A18 A20 B7 B9 B10 B12 B14 B15 B17 B18 B20 C9 C10 C12 C13 C15 C17 C18 D9 D10 D12 D14 D15 D17 D18 E7 E9 E10 E12 E13 E15 E17 E18 E20 F7 F9 F10 F12 F14 F15 F17 F18 F20 AA7 AA9 AA10 AA12 AA13 AA15 AA17 AA18 AA20 AB9 AC10 AB10 AB12 AB14 AB15 AB17 AB18 U13C VCC[001] VCC[002] VCC[003] VCC[004] VCC[005] VCC[006] VCC[007] VCC[008] VCC[009] VCC[010] VCC[011] VCC[012] VCC[013] VCC[014] VCC[015] VCC[016] VCC[017] VCC[018] VCC[019] VCC[020] VCC[021] VCC[022] VCC[023] VCC[024] VCC[025] VCC[026] VCC[027] VCC[028] VCC[029] VCC[030] VCC[031] VCC[032] VCC[033] VCC[034] VCC[035] VCC[036] VCC[037] VCC[038] VCC[039] VCC[040] VCC[041] VCC[042] VCC[043] VCC[044] VCC[045] VCC[046] VCC[047] VCC[048] VCC[049] VCC[050] VCC[051] VCC[052] VCC[053] VCC[054] VCC[055] VCC[056] VCC[057] VCC[058] VCC[059] VCC[060] VCC[061] VCC[062] VCC[063] VCC[064] VCC[065] VCC[066] VCC[067] VCC[068] VCC[069] VCC[070] VCC[071] VCC[072] VCC[073] VCC[074] VCC[075] VCC[076] VCC[077] VCC[078] VCC[079] VCC[080] VCC[081] VCC[082] VCC[083] VCC[084] VCC[085] VCC[086] VCC[087] VCC[088] VCC[089] VCC[090] VCC[091] VCC[092] VCC[093] VCC[094] VCC[095] VCC[096] VCC[097] VCC[098] VCC[099] VCC[100] AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AF10 AF12 AF14 AF15 AF17 AF18 AF20 VCCP[01] VCCP[02] VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16] G21 V6 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21 VCCA[01] VCCA[02] B26 C26 VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6] AD6 AF5 AE5 AF4 AE3 AF3 AE2 VCCSENSE AF7 VSSSENSE AE7 V_CORE C306 10U6.3X0805 C302 C307 C310 X_10U6.3X0805 X_10U6.3X0805 10U6.3X0805 C301 C298 C311 X_10U6.3X0805 X_10U6.3X0805 10U6.3X0805 C296 C300 C303 X_10U6.3X0805 X_10U6.3X0805 X_10U6.3X0805 V_CORE C63 p1 Positive1 Negative1 N1 Negative2 N2 VTT (2.5A) P2 Positive PFAF250E907MCBTE +1_5VRUN (130mA) Place Cap close to pin CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6 34 34 34 34 34 34 34 C266 0.01U25X0402 V_CORE Trace width > 20 R69 100R1%0402 VCCSENSE 34 VSSSENSE 34 Penryn R70 100R1%0402 C265 10U10Y0805 Trace width = 18mils Trace spacing = 7mils other spacing = 50mils length matched within 25mils Place R close to CPU within 1" MICRO-STAR INT'L CO.,LTD Penryn Title PENRYN-2 (POWER/GND) Size Document Number Custom Date: A B C D MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet E of 40 A B C D H_D#[63:0] U14A 3 H_DSTBP#0 H_DSTBN#0 H_DINV#0 3 H_DSTBP#1 H_DSTBN#1 H_DINV#1 3 H_DSTBP#2 H_DSTBN#2 H_DINV#2 3 3 H_DSTBP#3 H_DSTBN#3 H_DINV#3 H_A#[35:3] H_DSTBP#0 H_DSTBN#0 H_DINV#0 T40 U40 V41 CPU_DSTBP0* CPU_DSTBN0* CPU_DBI0* H_DSTBP#1 H_DSTBN#1 H_DINV#1 W39 W37 V35 CPU_DSTBP1* CPU_DSTBN1* CPU_DBI1* H_DSTBP#2 H_DSTBN#2 H_DINV#2 N37 L36 N35 CPU_DSTBP2* CPU_DSTBN2* CPU_DBI2* H_DSTBP#3 H_DSTBN#3 H_DINV#3 M39 M41 J41 CPU_DSTBP3* CPU_DSTBN3* CPU_DBI3* H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 AC34 AE38 AE34 AC37 AE37 AE35 AB35 AF35 AG35 AG39 AE33 AG37 AG38 AG34 AN38 AL39 AG33 AL33 AJ33 AN36 AJ35 AJ37 AJ36 AJ38 AL37 AL34 AN37 AJ34 AL38 AL35 AN34 AR39 AN35 CPU_A3* CPU_A4* CPU_A5* CPU_A6* CPU_A7* CPU_A8* CPU_A9* CPU_A10* CPU_A11* CPU_A12* CPU_A13* CPU_A14* CPU_A15* CPU_A16* CPU_A17* CPU_A18* CPU_A19* CPU_A20* CPU_A21* CPU_A22* CPU_A23* CPU_A24* CPU_A25* CPU_A26* CPU_A27* CPU_A28* CPU_A29* CPU_A30* CPU_A31* CPU_A32* CPU_A33* CPU_A34* CPU_A35* H_ADSTB#0 H_ADSTB#1 AE36 AK35 CPU_ADSTB0* CPU_ADSTB1* H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 AC38 AA33 AC39 AC33 AC35 CPU_REQ0* CPU_REQ1* CPU_REQ2* CPU_REQ3* CPU_REQ4* H_ADS# H_BNR# H_BREQ# H_BREQ1# H_DBSY# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY# AD42 AD43 AE40 AL32 AD39 AD41 AB42 AD40 AC43 AE41 CPU_ADS* CPU_BNR* CPU_BR0* CPU_BR1* CPU_DBSY* CPU_DRDY* CPU_HIT* CPU_HITM* CPU_LOCK* CPU_TRDY* H_PROCHOT# PM_THRMTRIP# H_FERR# E41 AJ41 AG43 AH40 CPU_PECI CPU_PROCHOT* CPU_THERMTRIP* CPU_FERR* Close to CPU VTT R80 X_62R0402 H_BREQ# R225 X_200R0402 H_CPURST# R79 62R0402 H_BREQ1# R74 49.9R1%0402 PM_THRMTRIP# R75 62R0402 H_FERR# R51 X_1KR0402 CPU_BSEL2 R43 X_1KR0402 CPU_BSEL1 R48 X_1KR0402 CPU_BSEL0 R82 X_150R1%0402 H_INTR R81 X_150R1%0402 H_NMI R73 X_150R1%0402H_PWRGD R83 X_51R0402 3 H_CPUSLP# MCP79 Recommend H_ADSTB#0 H_ADSTB#1 H_REQ#[4:0] 3 H_ADS# H_BNR# H_BREQ# 3 3 H_DBSY# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY# Close to MCP79 3,34 H_PROCHOT# PM_THRMTRIP# H_FERR# 3 CPU_BSEL2 CPU_BSEL1 CPU_BSEL0 H_RS#[2:0] CPU_BSEL2 CPU_BSEL1 CPU_BSEL0 H_RS#0 H_RS#1 H_RS#2 +1_1VRUN L12 30L1.7A0402 Nvidia Recommend : (+V_PLL_FSB) 1xBead 1x4.7u 1x0.1u C134 +V_PLL_FSB 195mA C133 VTT 4.7U4X0402 0.1U10X0402 F42 D42 F41 CPU_RS0* CPU_RS1* CPU_RS2* AG27 AH27 AG28 AH28 +V_DLL_DLCELL_AVDD +V_PLL_MCLK +V_PLL_FSB +V_PLL_CPU R93 R107 49.9R1%0402 49.9R1%0402 BCLK_VML_COMP_VDD BCLK_VML_COMP_GND AM39 AM40 BCLK_VML_COMP_VDD BCLK_VML_COMP_GND R95 R86 49.9R1%0402 49.9R1%0402 CPU_COMP_VCC CPU_COMP_GND AM43 AM42 CPU_COMP_VCC CPU_COMP_GND Within 1" Trace Width = 8mils FSB CPU_BSEL2 CPU_BSEL1 CPU_BSEL0 AC41 AB41 AC42 E CPU_D0* CPU_D1* CPU_D2* CPU_D3* CPU_D4* CPU_D5* CPU_D6* CPU_D7* CPU_D8* CPU_D9* CPU_D10* CPU_D11* CPU_D12* CPU_D13* CPU_D14* CPU_D15* CPU_D16* CPU_D17* CPU_D18* CPU_D19* CPU_D20* CPU_D21* CPU_D22* CPU_D23* CPU_D24* CPU_D25* CPU_D26* CPU_D27* CPU_D28* CPU_D29* CPU_D30* CPU_D31* CPU_D32* CPU_D33* CPU_D34* CPU_D35* CPU_D36* CPU_D37* CPU_D38* CPU_D39* CPU_D40* CPU_D41* CPU_D42* CPU_D43* CPU_D44* CPU_D45* CPU_D46* CPU_D47* CPU_D48* CPU_D49* CPU_D50* CPU_D51* CPU_D52* CPU_D53* CPU_D54* CPU_D55* CPU_D56* CPU_D57* CPU_D58* CPU_D59* CPU_D60* CPU_D61* CPU_D62* CPU_D63* Y43 W42 Y40 W41 Y39 V42 Y41 Y42 P42 U41 R42 T39 T42 T41 R41 T43 W35 AA37 W33 W34 AA36 AA34 AA38 AA35 U38 U36 U35 U33 U34 W38 R33 U37 N34 N33 R34 R35 P35 R39 R37 R38 L37 L39 L38 N36 N38 J39 J38 J37 L42 M42 P41 N41 N40 M40 H40 K42 H41 L41 H43 H42 K41 J40 H39 M43 H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 CPU_BPRI* CPU_DEFER* AA41 AA40 H_BPRI# H_DEFER# BCLK_OUT_CPU_P BCLK_OUT_CPU_N G42 G41 CLK_CPU_BCLK CLK_CPU_BCLK# BCLK_OUT_ITP_P BCLK_OUT_ITP_N AL43 AL42 BCLK_OUT_NB_P BCLK_OUT_NB_N AL41 AK42 BCLK_IN_N BCLK_IN_P AK41 AJ40 CPU_A20M* CPU_IGNNE* CPU_INIT* CPU_INTR CPU_NMI CPU_SMI* AF41 AH39 AH42 AF42 AG41 AH41 H_A20M# H_IGNNE# H_INIT# H_INTR H_NMI H_SMI# CPU_PWRGD CPU_RESET* AH43 H38 H_PWRGD H_CPURST# CPU_SLP* CPU_DPSLP* CPU_DPWR* CPU_STPCLK* CPU_DPRSTP* AM33 AN33 AM32 AG42 AN32 CPU_SLP# H_DPSLP# H_DPWR# H_STPCLK# H_DPRSTP# H_BPRI# H_DEFER# 3 CLK_CPU_BCLK CLK_CPU_BCLK# CLK_MCH_BCLK CLK_MCH_BCLK# Within 4500mils CLK_CPU_BCLK CLK_CPU_BCLK# C297 C299 X_15P50N0402 X_15P50N0402 MCP79 Recommend H_A20M# H_IGNNE# H_INIT# H_INTR H_NMI H_SMI# 3 3 3 H_PWRGD H_CPURST# 3 H_CPUSLP# H_DPSLP# H_DPWR# H_STPCLK# H_DPRSTP# 3 3 3,34 VTT R87 X_220R1%0402 H_DPRSTP# MCP79_0.99 2008.07.04 Change P/N : B01-MCP7925-N08 4 MICRO-STAR INT'L CO.,LTD Title MCP79-1 (HOST BUS) Size Document Number Custom Date: A B C D Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet E of 40 A B C D U14B E U14C M_A_DQS[7:0] M_A_DQ63 M_A_DQ62 M_A_DQ61 M_A_DQ60 M_A_DQ59 M_A_DQ58 M_A_DQ57 M_A_DQ56 M_A_DQ55 M_A_DQ54 M_A_DQ53 M_A_DQ52 M_A_DQ51 M_A_DQ50 M_A_DQ49 M_A_DQ48 M_A_DQ47 M_A_DQ46 M_A_DQ45 M_A_DQ44 M_A_DQ43 M_A_DQ42 M_A_DQ41 M_A_DQ40 M_A_DQ39 M_A_DQ38 M_A_DQ37 M_A_DQ36 M_A_DQ35 M_A_DQ34 M_A_DQ33 M_A_DQ32 M_A_DQ31 M_A_DQ30 M_A_DQ29 M_A_DQ28 M_A_DQ27 M_A_DQ26 M_A_DQ25 M_A_DQ24 M_A_DQ23 M_A_DQ22 M_A_DQ21 M_A_DQ20 M_A_DQ19 M_A_DQ18 M_A_DQ17 M_A_DQ16 M_A_DQ15 M_A_DQ14 M_A_DQ13 M_A_DQ12 M_A_DQ11 M_A_DQ10 M_A_DQ9 M_A_DQ8 M_A_DQ7 M_A_DQ6 M_A_DQ5 M_A_DQ4 M_A_DQ3 M_A_DQ2 M_A_DQ1 M_A_DQ0 AL8 AL9 AP9 AN9 AL6 AL7 AN6 AN7 AR6 AR7 AV6 AW5 AN10 AR5 AU6 AV5 AU7 AU8 AW9 AP11 AW6 AY5 AU9 AV9 AU11 AV11 AV13 AW13 AR11 AT11 AR14 AU13 AR26 AU25 AT27 AU27 AP25 AR25 AP27 AR27 AP29 AR29 AP31 AR31 AV27 AN29 AV29 AN31 AU31 AR33 AV37 AW37 AT31 AV31 AT37 AU37 AW39 AV39 AR37 AR38 AV38 AW38 AR35 AP35 MDQ0_63 MDQ0_62 MDQ0_61 MDQ0_60 MDQ0_59 MDQ0_58 MDQ0_57 MDQ0_56 MDQ0_55 MDQ0_54 MDQ0_53 MDQ0_52 MDQ0_51 MDQ0_50 MDQ0_49 MDQ0_48 MDQ0_47 MDQ0_46 MDQ0_45 MDQ0_44 MDQ0_43 MDQ0_42 MDQ0_41 MDQ0_40 MDQ0_39 MDQ0_38 MDQ0_37 MDQ0_36 MDQ0_35 MDQ0_34 MDQ0_33 MDQ0_32 MDQ0_31 MDQ0_30 MDQ0_29 MDQ0_28 MDQ0_27 MDQ0_26 MDQ0_25 MDQ0_24 MDQ0_23 MDQ0_22 MDQ0_21 MDQ0_20 MDQ0_19 MDQ0_18 MDQ0_17 MDQ0_16 MDQ0_15 MDQ0_14 MDQ0_13 MDQ0_12 MDQ0_11 MDQ0_10 MDQ0_9 MDQ0_8 MDQ0_7 MDQ0_6 MDQ0_5 MDQ0_4 MDQ0_3 MDQ0_2 MDQ0_1 MDQ0_0 M_A_DM[7:0] M_A_DM7 M_A_DM6 M_A_DM5 M_A_DM4 M_A_DM3 M_A_DM2 M_A_DM1 M_A_DM0 AN5 AU5 AR10 AN13 AN27 AW29 AV35 AR34 MDQM0_7 MDQM0_6 MDQM0_5 MDQM0_4 MDQM0_3 MDQM0_2 MDQM0_1 MDQM0_0 MDQS0_7_P MDQS0_6_P MDQS0_5_P MDQS0_4_P MDQS0_3_P MDQS0_2_P MDQS0_1_P MDQS0_0_P AL10 AR8 AW7 AP13 AV25 AU30 AT35 AU39 M_A_DQS7 M_A_DQS6 M_A_DQS5 M_A_DQS4 M_A_DQS3 M_A_DQS2 M_A_DQS1 M_A_DQS0 MDQS0_7_N MDQS0_6_N MDQS0_5_N MDQS0_4_N MDQS0_3_N MDQS0_2_N MDQS0_1_N MDQS0_0_N AL11 AR9 AW8 AR13 AW25 AU29 AU35 AT39 M_A_DQS#7 M_A_DQS#6 M_A_DQS#5 M_A_DQS#4 M_A_DQS#3 M_A_DQS#2 M_A_DQS#1 M_A_DQS#0 MRAS0* MCAS0* MWE0* AV17 AP17 AR17 M_A_RAS# M_A_CAS# M_A_WE# MBA0_2 MBA0_1 MBA0_0 AP23 AP19 AW17 M_A_BS2 M_A_BS1 M_A_BS0 MA0_14 MA0_13 MA0_12 MA0_11 MA0_10 MA0_9 MA0_8 MA0_7 MA0_6 MA0_5 MA0_4 MA0_3 MA0_2 MA0_1 MA0_0 AR23 AU15 AN23 AW21 AN19 AV21 AR22 AU21 AP21 AR21 AN21 AV19 AU19 AT19 AR19 M_A_A14 M_A_A13 M_A_A12 M_A_A11 M_A_A10 M_A_A9 M_A_A8 M_A_A7 M_A_A6 M_A_A5 M_A_A4 M_A_A3 M_A_A2 M_A_A1 M_A_A0 MCLK0A_2_P MCLK0A_2_N AW33 AV33 MCLK0A_1_P MCLK0A_1_N BA24 AY24 M_CLK_DDR1 M_CLK_DDR#1 MCLK0A_0_P MCLK0A_0_N BB20 BC20 M_CLK_DDR0 M_CLK_DDR#0 MCS0A_1* MCS0A_0* AT15 AR18 M_CS#1 M_CS#0 M_B_DQS[7:0] 9 M_B_DQ[63:0] M_A_DQS#[7:0] MEMORY PARTITION MODT0A_1 MODT0A_0 AP15 AV15 M_ODT1 M_ODT0 MCKE0A_1 MCKE0A_0 AU23 AT23 M_CKE1 M_CKE0 M_A_RAS# M_A_CAS# M_A_WE# 8,10 8,10 8,10 M_A_BS2 M_A_BS1 M_A_BS0 8,10 8,10 8,10 M_A_A[14:0] 8,10 M_CLK_DDR1 M_CLK_DDR#1 M_CLK_DDR0 M_CLK_DDR#0 M_CS#1 M_CS#0 8,10 8,10 M_ODT1 M_ODT0 8,10 8,10 M_CKE1 M_CKE0 8,10 8,10 M_B_DQ63 M_B_DQ62 M_B_DQ61 M_B_DQ60 M_B_DQ59 M_B_DQ58 M_B_DQ57 M_B_DQ56 M_B_DQ55 M_B_DQ54 M_B_DQ53 M_B_DQ52 M_B_DQ51 M_B_DQ50 M_B_DQ49 M_B_DQ48 M_B_DQ47 M_B_DQ46 M_B_DQ45 M_B_DQ44 M_B_DQ43 M_B_DQ42 M_B_DQ41 M_B_DQ40 M_B_DQ39 M_B_DQ38 M_B_DQ37 M_B_DQ36 M_B_DQ35 M_B_DQ34 M_B_DQ33 M_B_DQ32 M_B_DQ31 M_B_DQ30 M_B_DQ29 M_B_DQ28 M_B_DQ27 M_B_DQ26 M_B_DQ25 M_B_DQ24 M_B_DQ23 M_B_DQ22 M_B_DQ21 M_B_DQ20 M_B_DQ19 M_B_DQ18 M_B_DQ17 M_B_DQ16 M_B_DQ15 M_B_DQ14 M_B_DQ13 M_B_DQ12 M_B_DQ11 M_B_DQ10 M_B_DQ9 M_B_DQ8 M_B_DQ7 M_B_DQ6 M_B_DQ5 M_B_DQ4 M_B_DQ3 M_B_DQ2 M_B_DQ1 M_B_DQ0 AT4 AT3 AV2 AV3 AR4 AR3 AU2 AU3 AY4 AY3 BB3 BC3 AW4 AW3 BA3 BB2 BB5 BA5 BA8 BC8 BB4 BC4 BA7 AY8 BA9 BB10 BB12 AW12 BB8 BB9 AY12 BA12 BC32 AW32 BA35 AY36 BA32 BB32 BA34 AY35 BC36 AW36 BA39 AY40 BA36 BB36 BA38 AY39 BB40 AW40 AV42 AV41 BA40 BC40 AW42 AW41 AT40 AT41 AP41 AN40 AU40 AU41 AR41 AP42 MDQ1_63 MDQ1_62 MDQ1_61 MDQ1_60 MDQ1_59 MDQ1_58 MDQ1_57 MDQ1_56 MDQ1_55 MDQ1_54 MDQ1_53 MDQ1_52 MDQ1_51 MDQ1_50 MDQ1_49 MDQ1_48 MDQ1_47 MDQ1_46 MDQ1_45 MDQ1_44 MDQ1_43 MDQ1_42 MDQ1_41 MDQ1_40 MDQ1_39 MDQ1_38 MDQ1_37 MDQ1_36 MDQ1_35 MDQ1_34 MDQ1_33 MDQ1_32 MDQ1_31 MDQ1_30 MDQ1_29 MDQ1_28 MDQ1_27 MDQ1_26 MDQ1_25 MDQ1_24 MDQ1_23 MDQ1_22 MDQ1_21 MDQ1_20 MDQ1_19 MDQ1_18 MDQ1_17 MDQ1_16 MDQ1_15 MDQ1_14 MDQ1_13 MDQ1_12 MDQ1_11 MDQ1_10 MDQ1_9 MDQ1_8 MDQ1_7 MDQ1_6 MDQ1_5 MDQ1_4 MDQ1_3 MDQ1_2 MDQ1_1 MDQ1_0 M_B_DM7 M_B_DM6 M_B_DM5 M_B_DM4 M_B_DM3 M_B_DM2 M_B_DM1 M_B_DM0 AT5 BA2 AY7 BA11 BB34 BB38 AY43 AR42 MDQM1_7 MDQM1_6 MDQM1_5 MDQM1_4 MDQM1_3 MDQM1_2 MDQM1_1 MDQM1_0 MEMORY PARTITION MEMORY CONTROL 1A M_A_DQ[63:0] MEMORY CONTROL 0A M_B_DM[7:0] MCP79_0.99 MDQS1_7_P MDQS1_6_P MDQS1_5_P MDQS1_4_P MDQS1_3_P MDQS1_2_P MDQS1_1_P MDQS1_0_P AT2 AY2 BB6 BA10 BB33 BB37 BA43 AT42 M_B_DQS7 M_B_DQS6 M_B_DQS5 M_B_DQS4 M_B_DQS3 M_B_DQS2 M_B_DQS1 M_B_DQS0 MDQS1_7_N MDQS1_6_N MDQS1_5_N MDQS1_4_N MDQS1_3_N MDQS1_2_N MDQS1_1_N MDQS1_0_N AT1 AY1 BA6 AY11 BA33 BA37 AY42 AT43 M_B_DQS#7 M_B_DQS#6 M_B_DQS#5 M_B_DQS#4 M_B_DQS#3 M_B_DQS#2 M_B_DQS#1 M_B_DQS#0 MRAS1* MCAS1* MWE1* AW16 BA15 BA16 M_B_RAS# M_B_CAS# M_B_WE# MBA1_2 MBA1_1 MBA1_0 BB29 BB18 BB17 M_B_BS2 M_B_BS1 M_B_BS0 MA1_14 MA1_13 MA1_12 MA1_11 MA1_10 MA1_9 MA1_8 MA1_7 MA1_6 MA1_5 MA1_4 MA1_3 MA1_2 MA1_1 MA1_0 BA29 BA14 AW28 BC28 BA17 BB28 AY28 BA28 AY27 BA27 BA26 BB26 BA25 BB25 BA18 M_B_A14 M_B_A13 M_B_A12 M_B_A11 M_B_A10 M_B_A9 M_B_A8 M_B_A7 M_B_A6 M_B_A5 M_B_A4 M_B_A3 M_B_A2 M_B_A1 M_B_A0 MCLK1A_2_P MCLK1A_2_N BA42 BB42 MCLK1A_1_P MCLK1A_1_N BB22 BA22 M_CLK_DDR4 M_CLK_DDR#4 MCLK1A_0_P MCLK1A_0_N BA19 AY19 M_CLK_DDR3 M_CLK_DDR#3 MCS1A_1* MCS1A_0* BB14 BB16 M_CS#3 M_CS#2 MODT1A_1 MODT1A_0 BB13 AY15 M_ODT3 M_ODT2 MCKE1A_1 MCKE1A_0 AY31 BB30 M_CKE4 M_CKE3 M_B_DQS#[7:0] M_B_RAS# M_B_CAS# M_B_WE# 9,10 9,10 9,10 M_B_BS2 M_B_BS1 M_B_BS0 9,10 9,10 9,10 M_B_A[14:0] 9,10 M_CLK_DDR4 M_CLK_DDR#4 M_CLK_DDR3 M_CLK_DDR#3 M_CS#3 M_CS#2 9,10 9,10 M_ODT3 M_ODT2 9,10 9,10 M_CKE4 M_CKE3 9,10 9,10 MCP79_0.99 4 MICRO-STAR INT'L CO.,LTD Title MCP79-2 (MEMORY BUS) Size Document Number Custom Date: A B C D Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet E of 40 A B C D E Nvidia Recommend : (+V_PLL_CORE) 1x10nH 1x4.7u 1x2.2u +1_8VRUN +1_1VRUN L9 10n250mA0402 MCLK0B_1_P MCLK0B_1_N BA21 BB21 MCLK0B_0_P MCLK0B_0_N AU17 AR15 MCS0B_0* MCS0B_1* AN17 AN15 MODT0B_0 MODT0B_1 AV23 AN25 MCKE0B_0 MCKE0B_1 79mA T27 +V_PLL_XREF_XS +V_PLL_DP +V_PLL_CORE +V_VPLL MEM_COMP_VDD AN41 MEM_COMP_VDD MEM_COMP_GND AM41 MEM_COMP_GND Trace Width = 8mils AA22 AP12 G30 P10 T10 T6 V10 V34 W5 AA39 AB22 AB7 AD22 AE20 AF24 AG24 AH35 AK7 AM28 AT25 AP30 AR36 AU10 F28 BC21 AY9 BC9 D34 F24 G32 H31 K7 M38 M5 M6 M7 M9 N39 N8 P33 P34 P37 P4 P40 P7 R36 R40 R43 R5 T18 T20 AK11 T24 T26 GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10 GND11 GND12 GND13 GND14 GND15 GND16 GND17 GND18 GND19 GND20 GND21 GND22 GND23 GND24 GND25 GND26 GND27 GND28 GND29 GND30 GND31 GND32 GND33 GND34 GND35 GND36 GND37 GND38 GND39 GND40 GND41 GND42 GND43 GND44 GND45 GND46 GND47 GND48 GND49 GND50 GND51 GND52 GND53 GND54 40.2R1%0402 R111 MCLK0B_2_P MCLK0B_2_N BB24 BC24 U28 U27 T28 R99 +V_PLL_CORE AU33 AU34 40.2R1%0402 Within 1" Nvidia Recommend SWAP (12/26) C92 C83 4.7U4X0402 2.2U6.3X0402 MEMORY CONTROL 1B MEMORY CONTROL 0B U14D MCLK1B_2_P MCLK1B_2_N BA41 BB41 MCLK1B_1_P MCLK1B_1_N AY23 BA23 MCLK1B_0_P MCLK1B_0_N BA20 AY20 MCS1B_0* MCS1B_1* BC16 BA13 MODT1B_0 MODT1B_1 AY16 BC13 MCKE1B_0 MCKE1B_1 BA30 BA31 MRESET0* AY32 TP27 +1_8VRUN +VDD_MEM1 +VDD_MEM2 +VDD_MEM3 +VDD_MEM4 +VDD_MEM5 +VDD_MEM6 +VDD_MEM7 +VDD_MEM8 +VDD_MEM9 +VDD_MEM10 +VDD_MEM11 +VDD_MEM12 +VDD_MEM13 +VDD_MEM14 +VDD_MEM15 +VDD_MEM16 +VDD_MEM17 +VDD_MEM18 +VDD_MEM19 +VDD_MEM20 +VDD_MEM21 +VDD_MEM22 +VDD_MEM23 +VDD_MEM24 +VDD_MEM25 +VDD_MEM26 +VDD_MEM27 +VDD_MEM28 +VDD_MEM29 +VDD_MEM30 +VDD_MEM31 +VDD_MEM32 +VDD_MEM33 +VDD_MEM34 +VDD_MEM35 +VDD_MEM36 +VDD_MEM37 +VDD_MEM38 +VDD_MEM39 +VDD_MEM40 +VDD_MEM41 +VDD_MEM42 +VDD_MEM43 +VDD_MEM44 +VDD_MEM45 GND55 GND56 GND57 GND58 GND59 GND60 GND61 GND62 GND63 GND64 AM17 AM19 AM21 AM23 AM25 AM27 AM29 AN16 BC29 AN20 AN24 AT17 AP16 AN22 AP20 AP24 AV16 AR16 AR20 AR24 AW15 AP22 AP18 AU16 AN18 AU24 AT21 AY29 AV24 AU20 AU22 AW27 BC17 AV20 AY17 AY18 AM15 AU18 AY25 AY26 AW19 AW24 BC25 AL30 AM31 4.3A Nvidia Recommend : (+VDD_MEM) 1x10u 9x0.1u +1_8VRUN C139 C153 C135 C138 C145 C148 C156 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 C150 C137 C149 0.1U10X0402 0.1U10X0402 10U6.3X50805 +1_8VRUN T33 T34 T35 T37 T38 T7 T9 U18 U20 U22 MCP79_0.99 2008.07.04 Change P/N : B01-MCP7925-N08 4 MICRO-STAR INT'L CO.,LTD Title MCP79-3 (MEM PWR) Size Document Number Custom Date: A B C D Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet E of 40 A B C DIMM1A M_A_DQ[63:0] M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63 17 19 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 M_A_A[14:0] A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 A14 A15 A16_BA2 102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 BA0 BA1 S0# S1# CK0 CK0# CK1 CK1# CKE0 CKE1 CAS# RAS# WE# SA0 SA1 SCL SDA 107 106 110 115 30 32 164 166 79 80 113 108 109 198 200 197 195 M_A_BS0 M_A_BS1 M_CS#0 M_CS#1 M_CLK_DDR0 M_CLK_DDR#0 M_CLK_DDR1 M_CLK_DDR#1 M_CKE0 M_CKE1 M_A_CAS# M_A_RAS# M_A_WE# SA_SA0 SA_SA1 SMB_CLK_M2 SMB_DATA_M2 ODT0 ODT1 114 119 M_ODT0 M_ODT1 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 10 26 52 67 130 147 170 185 M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 13 31 51 70 131 148 169 188 11 29 49 68 129 146 167 186 M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7 M_A_BS2 D E +1_8VDIMM 6,10 +3VRUN DIMM1B R226 X_2.7KR0402 PM_EXTTS#0 Nvidia Recommend +3VRUN C342 X_2.2U6.3Y M_A_BS2 6,10 M_A_BS0 M_A_BS1 M_CS#0 M_CS#1 M_CLK_DDR0 M_CLK_DDR#0 M_CLK_DDR1 M_CLK_DDR#1 M_CKE0 M_CKE1 M_A_CAS# M_A_RAS# M_A_WE# 6,10 6,10 6,10 6,10 6 6 6,10 6,10 6,10 6,10 6,10 PM_EXTTS#0 9,14 MEM_HOT# SMDDR_VREF SMDDR_VREF VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 199 VDDSPD 83 120 50 69 163 203 204 NC1 NC2 NC3 NC4 NCTEST NC5 NC6 VREF 201 202 GND0 GND1 47 133 183 77 12 48 184 78 71 72 121 122 196 193 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 Trace : 10 mils C173 X_2.2U6.3Y C175 X_0.1U10X0402 +1_8VDIMM SMB_CLK_M2 9,15 SMB_DATA_M2 9,15 M_ODT0 M_ODT1 M_A_DM[7:0] C343 0.1U10X0402 112 111 117 96 95 118 81 82 87 103 88 104 R128 6,10 6,10 as close as SO-DIMM 1KR1%0402 SMDDR_VREF R127 SA_SA0 C178 SA_SA1 18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177 187 178 190 21 33 155 34 132 144 156 168 15 27 39 149 161 28 40 138 150 162 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 DDR2_SO-DIMM_Reverse 1KR1%0402 0.1U10X0402 M_A_DQS[7:0] Layout note: Place capacitors between and near DDR connector if possible +1_8VDIMM M_A_DQS#[7:0] C192 C191 C345 C177 0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 0.1U10X0402 +1_8VDIMM DDR2_SO-DIMM_Reverse + PC151 C188 X_2.2U6.3Y C182 2.2U6.3Y C189 X_2.2U6.3Y C179 2.2U6.3Y C346 X_2.2U6.3Y X_220U2.5S 4 MICRO-STAR INT'L CO.,LTD Title DDR2 SODIMM Size Document Number Custom Date: A B C D MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet E of 40 A B M_B_DQ[63:0] C DIMMB1A M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63 17 19 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 M_B_A[14:0] A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 A14 A15 A16_BA2 102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 BA0 BA1 S0# S1# CK0 CK0# CK1 CK1# CKE0 CKE1 CAS# RAS# WE# SA0 SA1 SCL SDA 107 106 110 115 30 32 164 166 79 80 113 108 109 198 200 197 195 M_B_BS0 M_B_BS1 M_CS#2 M_CS#3 M_CLK_DDR3 M_CLK_DDR#3 M_CLK_DDR4 M_CLK_DDR#4 M_CKE3 M_CKE4 M_B_CAS# M_B_RAS# M_B_WE# SB_SA0 SB_SA1 SMB_CLK_M2 SMB_DATA_M2 ODT0 ODT1 114 119 M_ODT2 M_ODT3 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 10 26 52 67 130 147 170 185 M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 13 31 51 70 131 148 169 188 11 29 49 68 129 146 167 186 M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7 M_B_BS2 D E 6,10 +1_8VDIMM DIMMB1B +3VRUN +3VRUN R227 X_2.7KR0402 PM_EXTTS#1 Nvidia Recommend M_B_BS2 6,10 M_B_BS0 M_B_BS1 M_CS#2 M_CS#3 M_CLK_DDR3 M_CLK_DDR#3 M_CLK_DDR4 M_CLK_DDR#4 M_CKE3 M_CKE4 M_B_CAS# M_B_RAS# M_B_WE# 6,10 6,10 6,10 6,10 6 6 6,10 6,10 6,10 6,10 6,10 C341 X_2.2U6.3Y PM_EXTTS#1 8,14 MEM_HOT# SMDDR_VREF SMDDR_VREF Trace : 10 mils +3VRUN C193 X_2.2U6.3Y C195 0.1U10X0402 SB_SA0 SB_SA1 SMB_CLK_M2 8,15 SMB_DATA_M2 8,15 M_ODT2 M_ODT3 M_B_DM[7:0] C340 0.1U10X0402 6,10 6,10 Layout note: Place capacitors between and near DDR connector if possible +1_8VDIMM 112 111 117 96 95 118 81 82 87 103 88 104 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 199 VDDSPD 83 120 50 69 163 203 204 NC1 NC2 NC3 NC4 NCTEST NC5 NC6 VREF 201 202 GND0 GND1 47 133 183 77 12 48 184 78 71 72 121 122 196 193 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177 187 178 190 21 33 155 34 132 144 156 168 15 27 39 149 161 28 40 138 150 162 DDR2-Reverse_9.2H M_B_DQS[7:0] C344 0.1U10X0402 M_B_DQS#[7:0] C181 0.1U10X0402 C198 0.1U10X0402 C199 0.1U10X0402 +1_8VDIMM C197 X_2.2U6.3Y C347 X_2.2U6.3Y C339 X_2.2U6.3Y C200 X_2.2U6.3Y C196 X_2.2U6.3Y DDR2-Reverse_9.2H 4 MICRO-STAR INT'L CO.,LTD Title DDR2 SODIMM Size Document Number Custom Date: A B C D MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet E of 40 A B M_A_A[14:0] M_B_A[14:0] M_A_A[14:0] 6,8 M_B_A[14:0] 6,9 C D E SMDDR_VTERM RNT6 6,8 M_ODT0 6,8 6,8 M_A_RAS# M_CS#0 SMDDR_VTERM RNT2 6,8 M_A_BS1 6,8 6,8 M_A_BS2 M_CKE0 RNT12 M_A_A10 M_A_A3 M_A_A8 M_A_A5 M_A_BS1 M_A_A0 M_A_A2 M_A_A4 8P4R-47R0402 RNT5 8P4R-47R0402 RNT8 M_B_A5 M_B_A3 M_B_A1 M_B_A10 M_A_A9 M_A_A12 M_A_BS2 M_CKE0 8P4R-47R0402 RNT1 8P4R-47R0402 RNT7 M_B_BS2 M_B_A12 M_B_A9 M_B_A8 8P4R-47R0402 8P4R-47R0402 M_B_BS1 M_B_A0 M_B_A2 M_B_A4 M_B_BS1 6,9 M_B_BS2 M_A_CAS# M_CS#1 M_ODT1 M_A_BS0 8P4R-47R0402 RNT3 8P4R-47R0402 RNT4 M_CKE1 M_A_A11 M_A_A7 M_A_A6 M_B_A6 M_B_A11 M_B_A7 M_CKE4 8P4R-47R0402 RNT11 8P4R-47R0402 RNT9 M_B_BS0 M_B_WE# M_B_CAS# M_CS#3 6,9 6,8 6,8 6,8 6,8 M_A_CAS# M_CS#1 M_ODT1 M_A_BS0 M_CKE4 RNT10 M_ODT0 M_A_A13 M_A_RAS# M_CS#0 8P4R-47R0402 6,9 M_B_RAS# M_CS#2 M_ODT2 M_B_A13 M_B_RAS# M_CS#2 M_ODT2 6,9 6,9 6,9 M_CKE1 6,8 M_B_BS0 M_B_WE# M_B_CAS# M_CS#3 6,9 6,9 6,9 6,9 M_CKE3 6,9 M_ODT3 6,9 8P4R-47R0402 6,8 M_A_WE# M_A_WE# RT1 47R0402 R125 47R0402 M_CKE3 M_A_A1 R119 47R0402 R126 47R0402 M_ODT3 M_A_A14 R123 47R0402 R129 47R0402 M_B_A14 SMDDR_VTERM SMDDR_VTERM CT1 CT6 CT15 CT23 CT20 CT11 CT22 CT5 CT24 CT21 CT16 CT17 CT10 0.1U10X0402 0.1U10X0402 X_0.1U10X0402 0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 3 SMDDR_VTERM CT7 CT25 0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 CT18 CT2 SMDDR_VTERM CT8 X_0.1U10X0402 X_0.1U10X0402 CT12 CT26 CT19 CT9 CT3 CT4 CT13 CT14 X_0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 0.1U10X0402 Layout note: Place one cap close to every pullup resistors terminated to SMDDR_VTERN SMDDR_VTERM MICRO-STAR INT'L CO.,LTD C194 C174 X_10U6.3X0805 X_10U6.3X0805 Title DDR2 TREMINATION Size Document Number Custom Date: A B C D MS-1683 Wednesday, November 18, 2009 Rev 1.2 10 Sheet E of 40 A B C D +5VRUN E PWR_SRC +MCP79_CORE +3VRUN PR92 33KR0402 PR95 100KR0402 R202 1 4.7KR0402 VTT_EN ALLSYSPG ALLSYSPG 19 PQ7 N-AO4468_SOIC8-RH D2 +1_5VRUN_PG 33 +1_5VRUN_PG X_0402 D1 R201 C A R203X_0402 +MCP79_CORE_PWRGD 32 +MCP79_CORE_PWRGD PQ8 NN-2N7002DW_SOT363-RH X_BAS40WS PC62 C0.1u25Y PR93 470KR0402 VTT S1 G1 S2 G2 +1_8VDIMM_PWRGD 31 +1_8VDIMM_PWRGD D18 15 CPUVDD_EN PR94 100KR0402 +3VALW C259 X_0.1U10X0402 +3VRUN +5VSUS SUSPWROK SUSPWROK 15,19 VTT PR140 100K R0402 U10 R169 PR141 1K R0603 B X_0402 G E VTT_PG PR142 100K R0402 X_NC7S08_SC70_5 VTT_PWRGD 19 D PQ37 SMBT3904 SOT23EBC_T S +1_1VSUS_PG 30 +1_1VSUS_PG +3VSUS_PWROK C 30 +3VSUS_PWROK Q17 N-2N7002 SOT23SGD_T 3 +1_1VRUN +MCP79_CORE 4 MICRO-STAR INT'L CO.,LTD Title Size B Date: A B C D TIME LOGIC Document Number MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet E 27 of 40 +VBATA PC140 PL1 PQ15 P-AO4433 SOIC8 PWR-JACK3P_black-5.2mm 80L6A-30_0805-RH PL2 +DC_IN X_2200P50X0402 PC82 X_0.1U50Y PC76 PR111 240KR0402 0.47U25Y0805 PC79 X_0.01U50X PC78 X_0.1U50Y 18,19 PC80 X_10u BATCLK_M 100R0402 IN D X_10P50N 10/7 PR110 X_100KR0402 I=8A Diode : Is=2.6A +3VALW C C286 1U10X C357 X_10P50N Pack+ Pack+ CNT1 CNT2 CLK DATA THRM Pack- GND Pack- GND D 10 11 CN7 PQ21A PP-AO4805_SO8 C SDC_IN+ PR131 100KR0402 A A Z Z-UDZ3.3B_SOD323-RH S OUT PQ13 X_N-2N7002_SOT23 C356 PD7 PD6 PC141 X_0.1U25X C M_BATIN# X_P-DTA114EKA_SOT23 Z-UDZ3.3B_SOD323-RH G PR137 C 19 47KR X AC_CTL PR138 100R0402 18,19 BATDATA_M PR109 PQ12 19 N91-09M0021-S45 BATHOLD_D9_1 PWR-1X8_black-NB PR136 100KR0402 Y PC81 X_0.1U50Y D PC77 80L6A-30_0805-RH DC_IN+ GND CONN1 0.1U25X +3VALW AC_OK N-2N7002DW_SC70 10KR0402 PD1 A C ES3BB_DO214AA +VBATA B PQ23A PP-AO4805_SO8 V_CHG D PR125 ENCHG PR121 470KR0402 PQ23B PP-AO4805_SO8 0.1U25Y B 100KR0402 PQ3 N-2N7002_SOT23 G PC108 PR124 PP-AO4805_SO8 CHG_BATT_N S 19,29 10KR0402 I=8A Diode : Is=2.6A PWR_SRC I=8A Diode : Is=2.6A PQ21B I=8A Diode : Is=2.6A PWR_SRC AC_IN# 100KR0402 Diode : Is=3A G2 S2 G1 S1 19,29 PR129 D1 D2 PR127 PQ26 A A MSI CORPORATION Title Battery Select Size Document Number Custom Date: Rev MS-1683 1.2 Wednesday, November 18, 2009 Sheet 28 of 40 2.048/7.15*(49.9+7.15)=16.34V Adapter= 90 W SDC_IN+ Adapter input voltage set 16.34 Voltage PR123 0.01R1%XTRA DC_IN+ PC10 X_C0.1u25Y PR32 PC11 C10u25X6S1206-RH 53.6KR1% MAX8724_ACIN A PC9 X_C2200p50X0402 PR33 7.15KR1%0402 PD3 S-RB751V-40_SOD323-RH +5VALW PR48 10KR0402 PC31 C1u16Y CELL GND=2 CELLS FLOAT=3 CELLS REFIN=4 CELLS PR31 10R D C D PR30 10R PC24 C0.1u25Y PC23 C1u25X0805 PC25 C0.1u25Y MAX8724_LDO PC19 C1u16Y MAX8724_LDO C 820R1%0402 MAX8724_REFIN PR37 D1 56KR1%0402 MAX8724_ICTL NN-2N7002DW_SOT363-RH +3VALW PR39 59KR1%0402 VCTL 12 REFIN 13 PR34 1.1KR1%0402 MAX8724_ACIN PR35 10KR0402 15 10 ACIN SHDN 26 PC130 X_C2200p50X0402 17 LDO C PD4 A S-RB751V-40_SOD323-RH BST 24 PC26 C0.1u25Y DLOV 22 DHI 25 ICTL 10KR0402 19,28 AC_IN# 2P: Charge current set Amp 3P: Charge current set 4.5 Amp Pre-charger: Charge current set 200mA MAX8724_CCV MAX8724_CCI PR28 1KR1%0402 ACOK ICHG 28 IINP CCV CCI CCS PC126 C10u25X6S1206-RH V_CHG LX 23 DLO 21 PGND 20 CSIP 19 CSIP PR38 0R CSIN PR43 0R C PR130 CH-10u5A25mS-RH PR133 X_2.2R 0.015R1% PC118 X_C0.1u25Y NN-AO4932_SOIC8-RH PC116 PC119 C10u25X6S1206-RH C10u25X6S1206-RH PC112 C10u25X6S1206-RH PC117 X_C10u25X6S1206-RH PC125 X_C1000p50X0402 PC21 C0.01u25X0402 11 PC124 C10u25X6S1206-RH PL6 PR29 PC129 X_C0.1u25Y PQ32 MAX8724_LDO CLS ENCHG_2P PR41 D2 19 PQ4 G2 S2 G1 S1 PRE_CHG CELLS DCIN REF 19 27 PR36 768R1%0402 CSSN PR40 52.3KR1%0402 CSSP S1 G1 S2 G2 PU3 ENCHG C0.1u25Y SDC_IN+ MAX8724_LDO 19,28 33R0402 PC27 D2 NN-2N7002DW_SOT363-RH D1 PR27 PQ5 CSIN 18 BATT 16 GND 14 GND 29 PC28 x_C0.1u25Y PC30 x_C0.1u25Y MAX8724ETI_TQFN28-RH MAX8724_REF PC22 C0.01u25X0402 ENCHG-2P PRE_CHG PC18 C0.1u10X0402 ENCHG 1 Pre-charge 0 3S3P-Fast charge PC20 C1u16Y B B PR25 28.7KR1%0402-RH 1 3S2P-Fast charge X X STOP CHARGE PR26 19.1KR1%0402 SET Iin MAX = 3.0A J28 X_COPPER A A MSI CORPORATION Title Battery Charger Size Document Number Custom Date: Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet 29 of 40 PQ1 19 SUS_ON 100K S1 G1 S2 G2 SUS_ON PR14 +5VALW D1 D2 PWR_SRC PR8 100KR0402 TONSEL 2N7002DW VREF PWR_SRC PC1 PC4 PR6 0.22U6.3X0402 20K D PR9 20K PR4 30KR1%0402 PR7 VREF X_0R0402 ENTRIP1 VFB1 VREF DRVH2 DRVH1 21 11 LL2 LL1 20 12 DRVL2 DRVL1 19 25 13 GPAD R168 10KR0402 PR11 4.7R PC7 C0.1u25Y PC100 X_C0.1u10X0402 PC105 PC99 C10u10Y0805 220U6.3S + PR116 X_2.2R PWR_SRC RUND PQ22 N-AO4468_SOIC8-RH PR5 PC97 X_C1000p50X0402 JNC5 X_0402 +5VRUN PC6 C10u10Y0805 +3VRUN +5VSUS CH-4.7u10A40mS C 2.2R PC91 X_C1000p50X0402 Current limit at 5.5A PL4 +5VALW C257 C0.1u10X0402 NN-AO4932_SOIC8-RH RUND PC3 C10u10Y0805 PQ19 +3VSUS_PWROK 27 PR113 X_2.2R TONSEL 10 C PQ17 VFB2 22 Rds(on)Max24mR(25C) PC2 C0.1u25Y VBST1 PR10 100KR0402 VCLK VBST2 NN-AO4932_SOIC8-RH PC93 18 VREG5 PC83 C0.1u10X0402 C10u10Y0805 23 17 PC84 + 220U6.3S 24 PGOOD VIN PC85 CH-4.7u10A40mS VO1 VREG3 16 PL3 VO2 GND +3VSUS 4.7R C10u25X6S1206-RH C10u25X6S1206-RH PU1 I32-511250C-T07 TPS51125RHBR 15 PR1 ENTRIP2 PC95 X_C2200p50X0402 +3VSUS SKIPSEL +3VALW EN0 14 PQ18 PC94 62KR0402 TONSEL Current limit at 6A PC96 X_C0.1u25Y PR3 PR2 13KR1%0402 1 PC90 X_C2200p50X0402 X_C10u25X6S1206-RH PC92 C0.1u25Y D N-AO4468_SOIC8-RH VREF PC5 C0.1u50Y JNC6 NC_0402_6 C19 X_33P50N0402 C20 X_33P50N0402 B B PWR_SRC PWR_SRC +5VSUS PR17 33KR0402 +3VSUS PC86 4.7U10Y0805 PQ2 NN-2N7002DW_SOT363-RH PC8 C0.1u25Y 12,25,31 PR112 100KR0402 PR16 470KR0402 +1_1VSUS_PG 19,32,33 RUN_ON VIN VOUT VOUT FB +1_1VSUS EN PR13 200KR0402 PC160 X_C10u10Y0805 PC161 C10u10Y0805 PR114 43.2KR0402 PR115 137K0402 1% PU9 APL5915 A PC87 4.7U10Y0805 GND PR12 100KR0402 VIN POK S1 G1 S2 G2 27 +1_1VSUS_PG +3VSUS VCNTL RUND D2 D1 RUND PR15 100KR0402 PC89 47P50N0402 A Vout= 0.8 x {1+(R1/R2)} = 0.8 x {1+(43.2K/137K)} = 1.052 V MSI CORPORATION Title SYSTEM POWER 3/5V Size Document Number Custom Date: Rev 1.2 MS-1683 Sheet Wednesday, November 18, 2009 30 of 40 +5VSUS PWR_SRC Current limit at 15A for 1.8V Imax at 10A A PR99 270KR1%0402 PC156 EN_PSV VBST 14 D C10u25X6S1206-RH Vout = 0.75*{1+(R1/R2)} = 1.822 V TON DRVH 13 VOUT LL 12 V5FILT TRIP 11 PQ38 PC69 N-AO4468_SOIC8-RH C0.1u25Y DH_1V8 PC68 PC63 C1u16Y 27 +1_8VDIMM_PWRGD PR101 +3VSUS VFB PGOOD DRVL GND PGND 15 100KR0402 V5DRV 1V8_OUT PR108 7.15KR1%0402-RH +1_8VDIMM PL10 1.5u10A8.1mS-RH 2 PR96 301R1% PQ39 N-AO4456_SOIC8-RH PR143 X_2.2R PC64 X_C100p16N0402 PC150 PR97 14.3KR1%0402 + X_C0.1u25Y PC154 560U2.5S PC157 PC155 + X_560U2.5S C10u10Y0805 10 PC65 C0.1u25Y C PC149 C1u16Y PC158 X_C1000p50X0402 DL_1V8 PR98 10KR1%0402 C PAD TPS51117 RUND 12,25,30 PQ6 N-AO4468_SOIC8-RH DIMM_ON 19 PC152 C10u25X6S1206-RH PR100 1KR0402 X_C0.1u25Y PU7 PC153 X_C2200p50X0402 PD5 X_S-RB751V-40_SOD323-RH C D +5VSUS +1_8VRUN +1_8VDIMM B +5VSUS +1_8VDIMM PC70 X_C0.1u25Y PC71 C10u10Y0805 SMDDR_VTERM +5VSUS B +5VRUN PU8 VCNTL GND VCNTL REFEN VCNTL OUTPUT VCNTL GND1 10KR0402 PQ9 N-2N7002_SOT23 APL5331KAC-TRL_SOP8-RH STR_EN S PC66 SMDDR_VTERM G PQ10 N-2N7002_SOT23 G X_470P16X0402 S1 G1 S2 G2 STR_EN 10R PC75 C10u10Y0805 PQ11 0V9 13 PR102 PC74 X_C0.1u25Y D VIN S PR103 33KR0402 D PR106 33KR0402 PC67 X_C0.1u25Y STR_EN PC72 C10u10Y0805 NN-2N7002DW_SOT363-RH D2 D1 PR105 100KR0402 PR107 PC73 C10u10Y0805 Nvidia Recommender (01/07) A A MSI CORPORATION Title Size DDR2 RAM POWER Document Number Custom Date: Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet 31 of 40 +5VRUN PWR_SRC PQ40 N-AO4468_SOIC8 C PU2 PC121 X_C0.1u25Y CE97 X_C10u25X6S1206-RH PC122 PC123 C10u25X6S1206-RH C10u25X6S1206-RH D Current limit at 20A for MCP79_CORE Imax at 17A 27 +MCP79_CORE_PWRGD VCC EN 11 PGOOD 10 VOUT DH 16 ILIM 13 LX BST DL MCP79_OUT PR22 7.68KR1%0402 PL8 CH-1u30A3mS-RH C0.1u25Y SC412AMLTRT_MLPQ16-RH TPAD 17 RTN GND NC1 NC2 NC3 NC4 PC159 FB PR20 7.15KR1%0402 14 15 PC13 C0.1u25Y X_C100p16N0402 PC16 +MCP79_CORE MCP79_OUT PR134 X_2.2R PQ33 AO4456_SOIC8 PC136 PC137 + X_C0.1u25Y 12 100KR0402 PR19 +3VRUN 560U2.5S + PC12 C0.1u25Y PC120 X_C2200p50X0402 D PD2 S-RB751V-40_SOD323-RH PC15 C1u16Y A PR18 1KR0402 19,30,33 RUN_ON PC138 PC139 560U2.5S X_C10u10Y0805 PC127 X_C1000p50X0402 PR21 17.8KR1%0402-RH C JNC7 C NC_0402_6 MCP79_OUT B B A A MSI CORPORATION Title Size B Date: MCP79_CORE , VTT POWER Document Number Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet 32 of 40 A B C +3VRUN D +5VRUN PR122 +3VRUN VCNTL VOUT VOUT FB EN PU10 APL5915 PC98 4.7u_0805 POK GND RUN_POWER VIN +1_5VRUN PR119 2.15KR1%0402 PC162 +1_5VRUN_PG VIN PR118 2.4KR1%0402 C10u10Y0805 1 100K_0402 Vout= 0.8 x {1+(R1/R2)} = 1.516 V PC104 4.7u_0805 27 +1_5VRUN_PG E PC163 X_C10u10Y0805 PC101 0.022u16X0402 Vout= 0.8 x {1+(R1/R2)} = 1.053 V +5VSUS PR117 100KR0402 2 PR120 D2 D1 RUN_POWER X_2KR1%0402 S1 G1 S2 G2 X_NN-2N7002DW_SOT363-RH PQ20 19,30,32 RUN_ON MSI CORPORATION 1 Title +1_5VRUN , +1_1VRUN Size A Date: A B C Document Number Rev 1.2 MS-1683 Wednesday, November 18, 2009 D Sheet of 33 E 40 1 PWR_SRC PC133 PC135 X_0.1U50Y X_2200P50X0402 10U25X6S1206 PC111 PC134 10U25X6S1206 PC113 X_10U25X6S1206 X_C100u25EL-RH D PC107 +3VRUN PWR_SRC G PR46 10R +5VRUN PR77 10R S DH1_VCORE PR71 10KR0402 D D 10R VCORE_GND V_CORE PL5 0.36UH/30A IMVP_PWRGD 19 DL1_VCORE D LX1_VCORE D 1 PR53 PC54 0.1U25Y PC38 0.1U25Y PQ24 AOL1426 ULTRA_SO8 G G S S PR126 X_3R VCORE_GND 49 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6 19 3V3 PGOOD 20 33 ISEN1 24 PR65 1R1% NTC PVCC 31 37 VID0 38 VID1 UGATE2 27 X_0402 39 VID2 BOOT2 26 PR75 X_0402 40 VID3 PR80 X_0402 41 VID4 X_0402 42 PHASE2 28 PR72 VID5 X_0402 43 LGATE2 30 PR78 VID6 PGND2 29 ISEN2 23 PR82 PR76 PR79 15 PM_DPRSLPVR PR73 499R1%0402 X_0402 10KR0402 PR57 1R0402 44 VR_ON 45 DPRSLPVR 46 DPRSTP# 47 19 VR_PWRGD_CLKEN# PR63 13 PC40 1000P50X0402 12 PR56 100KR1% PC43 11 PC114 PC131 PC109 10U25X6S1206 10U25X6S1206 C PQ35 AOL1426 ULTRA_SO8 V_CORE PC46 0.22U16X PL7 0.36UH/30A PR135 X_3R DL2_VCORE OCSET VSUM 19 PR42 11KR1%0402 FB PC32 0.22U16X PR47 2.61KR1%0402 PC29 0.022U25X0402 VSUM Panasonic ERT-J1VR103J COMP VO PC39 0.01U25X0402 100 mil Trace list for layout DH1_VCORE & DH2_VCORE LX1_VCORE & LX2_VCORE DL1_VCORE & DL2_VCORE B PR51 3.65KR1%0402 PR52 10KR0402 PR49 1R0402 DFB 18 17 VSEN DROOP 16 15 PC45 C1000P50X0402 14 RTN VW PQ30 AOL1412 ULTRA_SO8 Iocset*Roc=Iocp*Rdroop R143=Roc=55A*2.1m Ohms/10uA ~ 11.5K Where : Rdroop is Intel spec : -2.1m Ohms Iocp is desire over current Iocset is recommendation 10uA from Rbias PR128 10KRT S PQ31 AOL1412 ULTRA_SO8 PR64 11.3KR1%0402 FB2 6.81KR1%0402 G S PC47 1000P16X0402 25 VDIFF PC44 220P50N G PC128 470P50X0402 10 PR62 10U25X6S1206 X_2200P50X0402 X_1000P50X0402 CLK_EN# VSUM PR59 1KR1%0402 PC110 X_0.1U50Y LX2_VCORE 2.2R0402 PC41 0.22U10X NC B PC132 S PC49 4.7U10Y0805 VCORE_GND PR54 1KR1%0402 PR58 255R1%0402-RH PWR_SRC DH2_VCORE H_DPRSTP# X_0402 PR60 G +5VRUN X_0402 PC42 0.22U10X SOFT PR74 0.22U16X D PGND1 PC52 VR_TT# VCORE_GND X_0402 PR81 VR_ON 3,5 RBIAS 3.65KR1%0402 D PMON D CPU_VID1 32 PR61 2 CPU_VID0 34 LGATE1 TP28 PC48 0.015U16X0402 0.01U25X0402 PHASE1 PSI# PR66 147KR1% PR24 470KRT0402 PC50 PR67 2.2R0402 PR23 4.02KR1%0402 C BOOT1 36 VCORE_GND PSI# 3,5 H_PROCHOT# VSUM 35 GND_T X_1000P50X0402 ISL6262ACRZ-T_QFN48-RH UGATE1 Throttling temp 105 degree C GND PQ28 AOL1412 ULTRA_SO8 PU4 21 VIN 22 VDD PC36 1U10X 48 PC115 PQ27 AOL1412 ULTRA_SO8 PR50 1KR1%0402 PC37 0.22U16X Close to Phase Inductor PR55 2.87KR1%0402 ISL6262_VO PC33 180P50N0402 PC34 0.01U25X0402 Rdroop2=[N*Rdroop/(DCR*G)-1]*Rin R52=[2*2.1m/(1.8m*0.83)-1]*1K=1.8K Rdroop:Intel spec -2.1m Ohms PC35 0.01U25X0402 VCORE_GND J10 X_NC VCORE_GND VCORE_GND VCCSENSE VSSSENSE C165 A X_33P50N0402 C163 VCORE_GND VCORE_GND PR44 10R PR45 10R A Parallel Parallel MSI CORPORATION X_33P50N0402 Title CPU POWER Size C Date: Document Number Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet 34 of 40 A B C D E SDC_IN+ CE126 CE127 0.1U25Y0402 CE128 0.1U25Y0402 CE125 0.1U25Y0402 2200PF25Y0402 J16 J19 DC_IN+ L3_DIFF_7/5/7_70_Ohm+ L3_DIFF_7/5/7_70_Ohm- 12 34 L4_DIFF_4/6/4_90_Ohm+ L4_DIFF_4/6/4_90_Ohm- 12 34 X_PIN HEADER 2x2 X_PIN HEADER 2x2 J4 CE84 0.1U25Y0402 CE88 CE11 0.1U25Y0402 CE22 X_0.1U25Y0402 CE3 X_0.1U25Y0402 CE80 CE14 CE124 X_0.1U25Y0402 X_0.1U25Y0402 0.1U25Y0402 CE16 0.1U25Y0402 J21 CE123 0.1U25Y0402 0.1U25Y0402 12 34 L4_DIFF_7/5/7_70_Ohm+ L4_DIFF_7/5/7_70_Ohm- L6_DIFF_5/6/5_90_Ohm+ L6_DIFF_5/6/5_90_Ohm- 12 34 J8 L6_4.5mil_55_ohm X_PIN HEADER 2x2 X_PIN HEADER 2x2 X_H1X2_black-RH J12 J1 12 34 L1_DIFF_4/7/4_100_Ohm+ L1_DIFF_4/7/4_100_Ohm- J14 L3_DIFF_4/7/4_100_Ohm+ L3_DIFF_4/7/4_100_Ohm- 12 34 L4_4mil_55_ohm X_PIN HEADER 2x2 X_PIN HEADER 2x2 X_H1X2_black-RH +VBATA J7 J18 CE47 X_0.1U25Y0402 CE45 CE91 CE31 X_0.1U25Y0402 X_0.1U25Y0402 CE40 X_0.1U25Y0402 12 34 L4_DIFF_4/7/4_100_Ohm+ L4_DIFF_4/7/4_100_Ohm- 12 34 J2 L6_DIFF_4/7/4_100_Ohm+ L6_DIFF_4/7/4_100_Ohm- L1_4.5mil_55_Ohm X_PIN HEADER 2x2 X_PIN HEADER 2x2 X_0.1U25Y0402 X_H1X2_black-RH J11 L3_4mil_55_ohm PWR_SRC X_H1X2_black-RH CE116 X_0.1U25Y0402 CE114 0.1U25Y0402 CE113 CE115 CE117 X_0.1U25Y0402 X_0.1U25Y0402 CE118 X_0.1U25Y0402 CE119 X_0.1U25Y0402 CE120 X_0.1U25Y0402 CE121 X_0.1U25Y0402 X_0.1U25Y0402 CE122 X_0.1U25Y0402 2 CE49 +1_8VRUN +MCP79_CORE X_0.1U10X0402 PWR_SRC PWR_SRC +1_1VRUN V_CORE CE101 SMDDR_VTERM V_CORE X_0.1U25Y0402 CE112 0.1U25Y0402 CE20 X_0.1U25Y0402 CE28 CE7 CE26 X_0.1U25Y0402 X_0.1U25Y0402 CE92 X_0.1U25Y0402 CE24 X_0.1U25Y0402 CE58 X_0.1U25Y0402 CE87 X_0.1U25Y0402 CE67 CE76 X_0.1U25Y0402 CE106 CE98 X_0.1U10X0402 CE108 CE44 X_0.1U10X0402 X_0.1U10X0402 X_0.1U25Y0402 CE50 X_0.1U10X0402 CE100 X_0.1U10X0402 CE95 X_0.1U10X0402 CE99 X_0.1U10X0402 X_0.1U10X0402 X_0.1U25Y0402 CE39 +1_8VDIMM VTT CE63 X_0.1U25Y0402 VTT V_CORE CE53 X_0.1U10X0402 CE55 CE56 X_0.1U10X0402 X_0.1U10X0402 CE109 X_0.1U10X0402 CE52 X_0.1U10X0402 CE64 X_0.1U10X0402 CE107 CE110 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 CE42 CE72 X_0.1U10X0402 VTT +1_8VRUN AGND CE71 CE51 CE36 +1_8VDIMM SMDDR_VTERM SMDDR_VTERM VTT CE68 X_0.1U10X0402 CE32 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 CE62 X_0.1U10X0402 PWR_SRC +3VRUN +3VRUN +3VSUS +3VRUN CE12 CE29 CE57 CE30 X_0.1U10X0402 CE19 CE86 X_0.1U10X0402 X_0.1U10X0402 CE38 X_0.1U10X0402 CE2 CE82 X_0.1U10X0402 X_0.1U10X0402 CE33 X_0.1U10X0402 CE81 X_0.1U10X0402 CE85 X_0.1U10X0402 CE43 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 +5VSUS +3VRUN +5VRUN 2008.4.30 +5V_CRT +3VSUS +3VSUS CE48 +5VSUS FOR EMI X_0.1U10X0402 CE90 CE105 X_0.1U10X0402 CE54 CE89 X_0.1U10X0402 X_0.1U10X0402 CE79 X_0.1U10X0402 CE83 X_0.1U10X0402 CE4 CE6 X_0.1U10X0402 X_0.1U10X0402 CE1 CE9 CE10 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 CE78 X_0.1U10X0402 CE37 CE94 X_0.1U10X0402 X_0.1U10X0402 CE65 X_0.1U10X0402 X_0.1U10X0402 +1_8VDIMM SMDDR_VTERM +5VRUN CE5 CE96 CE41 X_0.1U10X0402 CE70 X_0.1U10X0402 CE74 X_0.1U10X0402 CE111 CEI1 X_0.1U10X0402 X_0.1U10X0402 CE69 X_0.1U10X0402 CE66 X_0.1U10X0402 CE73 X_0.1U10X0402 PWR_SRC +5VRUN +5VSUS CE75 X_0.1U10X0402 CE102 CE104 X_0.1U10X0402 X_0.1U10X0402 CE93 X_0.1U10X0402 CE27 CE35 X_0.1U10X0402 X_0.1U10X0402 CE77 X_0.1U10X0402 CE34 X_0.1U10X0402 CE46 X_0.1U10X0402 CE60 X_0.1U10X0402 CE103 CE59 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 2008.05.05 MICRO-STAR INT'L CO.,LTD Title Screw/EMI Size Document Number Custom Date: A B C D MS-1683 Wednesday, November 18, 2009 E Rev 1.2 Sheet 35 of 40 A B C HOLES_8X8_D3MM_VIA8 MH6 X_8x8 (NPTH) D FM13 1 HOLES_8X8_D3MM_VIA5 MH1 X_8x8 (NPTH) HOLES_8X8_D3MM_VIA8 MH8 X_8x8 (NPTH) HOLES_8X8_D3MM_VIA5 MH5 X_8x8 (NPTH) FM17 FM19 E FM18 FM26 FM31 X_PANEL_PAD X_PANEL_PAD FM27 FM32 X_PANEL_PAD X_PANEL_PAD FM22 X_F_PAD_M120 X_F_PAD_M100 X_F_PAD_M100 X_F_PAD_M100 X_PANEL_PAD FM20 FM3 FM15 FM21 FM24 X_F_PAD_M100 X_PANEL_PAD X_F_PAD_M100 X_F_PAD_M100 X_PANEL_PAD FM12 FM9 FM11 FM16 FM2 1 FM28 HOLES_8X8_D3MM_VIA8 MH2 X_8x8 (NPTH) HOLES_8X8_D3MM_VIA5 MH4 X_8x8 (NPTH) FM33 X_PANEL_PAD MH10 X_8x8 (NPTH) HOLES_8X8_D3MM_VIA3 H1 X_CPU SCREW HOLE X_F_PAD_M120 X_F_PAD_M120 X_F_PAD_M120 X_F_PAD_M100 X_PANEL_PAD X_PANEL_PAD FM10 FM5 FM8 FM7 FM23 FM29 X_F_PAD_M120 X_F_PAD_M120 X_F_PAD_M120 X_F_PAD_M120 X_PANEL_PAD X_PANEL_PAD FM25 FM14 FM6 FM4 FM1 FM30 FM35 X_PANEL_PAD X_PANEL_PAD X_F_PAD_M120 X_F_PAD_M120 X_PANEL_PAD X_PANEL_PAD X_PANEL_PAD FM34 (NPTH) 1 1 X_PANEL_PAD HOLES_8X8_D3MM_VIA8 HOLES_8X8_D3MM MH9 X_8x8 MH7 X_8.5x8.5 1 H3 1 H4 NEW CARD MYLAR Mini-PCIE Stand off E2B-1634010-A89 HOLES_R177D91 FM36 Mini-PCIE Stand off E2B-1634010-A89 HOLES_R177D91 X_PANEL_PAD GND Mini PCIE Stand Off GND Mini PCIE Stand Off BIOS_LAB X_CPU SCREW HOLE X_CPU SCREW HOLE MH13 FM37 MH14 (PTH) (PTH) X_PANEL_PAD FM38 Wireless X_PANEL_PAD HOLES_8X8_D3MM_VIA3 X_CPU SCREW HOLE BRAKET1 G51-LA01678-A09 (PTH) H2 P13 X_CLIP ate_c006_106 CPU Braket E2M-6810911-Y28 FM40 X_PANEL_PAD P2 X_CLIP ate_c006_106 (PTH) P3 X_CLIP ate_c006_106 FM39 X_PANEL_PAD X_CLIP ate_c006_106 P1 E2B-1039020-A89 HOLES236D96_PT MH12 R236D98 X_CLIP SME_ATEC048 E2B-1039020-A89 HOLES236D96_PT MH3 R236D98 P4 P9 FM41 MDC CPU HEATSINK X_PANEL_PAD X_CLIP ate_c006_106 HDD_1 P12 X_CLIP SME_ATEC048 E2B-1676010-L63 E2B-1676010-L63 HOLES_R276D185P_PT HOLES_R276D185P_PT MH11 R236D98 H5 R236D98 PCB1 NEW CARD MYLAR E23-1003110-CA7 (PTH) (PTH) 1 1 P11 P10 P6 X_CLIP X_CLIP X_CLIP SME_ATEC048 SME_ATEC048 SME_ATEC048 PCB G51-LA01678-A09 E23-1003110-CA7 EMI E23-1003110-CA7 E23-1003110-CA7 rubber_1 rubber_2 rubber_3 NEW CARD MYLAR NEW CARD MYLAR NEW CARD MYLAR X_E2Y-6810911-Y40 X_E2Y-6810911-Y40 X_E2Y-6810911-Y40 new_card_mylar SIM_1 NEW CARD MYLAR BGA Theraml NEW CARD MYLAR MICRO-STAR INT'L CO.,LTD E2P-6811911-G40 Title X_E2Y-6810811-G40 For Touch PAD issue Size B Date: A B C D Non-Footprint for BOM Document Number MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet E 36 of 40 PWRSRC +5VALW +3VALW PWRSW# D D SUS_ON +5VSUS +3VSUS +1.1VSUS 10ms 25MHz 15ms PWRGD_SB 40us SUS_CLK C PWRBTN# C 15ms S5 +1.8VSUS 1us S3 +5VRUN +3VRUN +1.0_RUN_ADJ +1.5VRUN +1.1VRUN 10ms PS_PWRGD 50ms CPUVDD_EN B B VTT_CPU +V_CPU 10ms CPU_VLD 70ms BCLK PCI_CLK LPC_CLK LPC_RST# CPU_PWRGD 20ms PCI_RST#(STR_EN#) A +0.9VRUN A CPU_RST# MICRO-STAR INT'L CO.,LTD Title POWER Sequence Size Document Number Custom Date: MS-1683 Wednesday, November 18, 2009 Rev 1.2 Sheet 37 of 40 SWB2 SW-TACTB1-6PS-RH-2 SW_TC017PS N71-0100900-D02 B CARDB_S_CAMERA_K# A D C F E CB3 SWB5 SW-TACTB1-6PS-RH-2 SW_TC017PS N71-0100900-D02 B D CARD_B_ BUTTOM CB6 X_C0.1u16Y0402 F E A C CARDB_S_IE_K# X_C0.1u16Y0402 D D A C A C CB2 X_C0.1u16Y0402 CARDB_S_P1_KEY# A C CB4 X_C0.1u16Y0402 F E X_C0.1u16Y0402 F E CB5 SWB1 SW-TACTB1-6PS-RH-2 SW_TC017PS N71-0100900-D02 B D F E CARDB_S_BT_WLAN_K# SWB4 SW-TACTB1-6PS-RH-2 SW_TC017PS N71-0100900-D02 CARDB_S_PWR_SW# B D SWB3 SW-TACTB1-6PS-RH-2 SW_TC017PS N71-0100900-D02 B D PCBA2 BD1 +5VALW_CARDB RB1 220R CARDB_PWR_LED# PCB CB1 X_C220p50N0402 D0C-04018C0-L05 C C FPC12P-B-0.5PITCH_WHITE-RH-3 13 CONB1 X_HOLES_r177d91 X_HOLES_r177d91 HC1 HC2 +5VALW_CARDB X_0402 X_0402 X_0402 X_0402 X_0402 12 11 10 CB8 C0.1u16Y0402 1 1 1 2.3mm X_NPTH_47 SPONG_B MYLAR2 B HA3 14 NEW CARD MYLAR X_E2Y-6810411-G40 X_NPTH_47 MYLAR1 NEW CARD MYLAR E2P-6811311-G40 NEW CARD MYLAR HA2 B 2 2 JNCB1 CARDB_S_PWR_SW# CARDB_S_BT_WLAN_K# JNCB4 CARDB_S_CAMERA_K# JNCB5 CARDB_S_IE_K# JNCB2 CARDB_S_P1_KEY# JNCB3 CARDB_PWR_LED# +5VALW_CARDB CB7 X_470P50X0402 1.5mm E2M-6811111-G40 A A MICRO-STAR INT'L CO.,LTD Title DC in Daughter Board Size Document Number Custom Date: MS-1683B Wednesday, November 18, 2009 Rev 1.2 Sheet 38 of 40 + CA4 +5VSUS_CARD 470P50X0402 USBP7N_CARD USBP7P_CARD D GND_A CA1 CONA1 FPC8P-B-0.5PITCH_WHITE-RH D N5A-08F0110-A81 PCBA1 GND_A USBP7N_CARD +5VSUS_CARD X X X_FM X_FM PCB USBP7P_CARD FMA2 FM CONA3 FMA1 FPC_S8 10 X_V1005HS01 X_V1005HS01 CA2 X_NPTH_47 rubber_A NEW CARD MYLAR HA1 C HOLES_8X8_D3MM_VIA5 HA4 X_8x8 HOLES (NPTH) C CA3 X100U6.3S USBASM_BLACK-RH-5 X_E2Y-6810311-Y40 USBP7P_CARD FOR EMI USBP7N_CARD CONA2 USBP7N_CARD LIA1 USBP7P_CARD X_IND_CM_FILTER X_ESD-RCLAMP0502B.TCT-RH B B A A MICRO-STAR INT'L CO.,LTD Title USB Daughter Board Size Document Number Custom Date: MS-1683A Wednesday, November 18, 2009 Rev 1.2 Sheet 39 of 40 A Nov.10 B C D E 1> add E-SATA Function 2>Change HDMI Solution (del level shifft IC) 3>Change KBC3926 GPIO Define (refence 1675) 090821:THIS BOM FOR LED PANEL,BASE ON607-16831-03S, ADD CON18 FOR MS-3870 USB BT&WLAN MODULE 091118: THIS BOM FOR MS-1683B, E2P-6811311-/G40 CHANGE TO E2P-6811312-G40 PREVIOUS BOM 091112 1 2 3 4 MICRO-STAR INT'L CO.,LTD Title HISTORY Size Document Number Custom Date: A B C D Rev 1.2 MS-1683 Wednesday, November 18, 2009 Sheet E 40 of 40 www.s-manuals.com ... GND210 GND211 GND2 12 GND213 GND214 GND215 GND216 GND217 GND218 GND219 GND 220 GND 221 GND 222 GND 223 GND 224 GND 225 GND 226 GND 227 GND 228 GND 229 GND230 GND231 GND2 32 GND233 GND234 GND235 GND236 GND237... AD26 C23 D25 C24 AF26 AF1 A26 C3 B 22 B23 C21 TEST5 TEST6 TEST7 TP26 TP29 TP25 CPU_BSEL0 CPU_BSEL1 CPU_BSEL2 5 E 22 F24 E26 G 22 F23 G25 E25 E23 K24 G24 J24 J23 H 22 F26 K 22 H23 J26 H26 H25 D[ 32] #... E19 E21 E24 F5 F8 F11 F13 F16 F19 F2 F 22 F25 G4 G1 G23 G26 H3 H6 H21 H24 J2 J5 J 22 J25 K1 K4 K23 K26 L3 L6 L21 L24 M2 M5 M 22 M25 N1 N4 N23 N26 P3 P6 P21 P24 R2 R5 R 22 R25 T1 T4 T23 T26 U3 U6 U21

Ngày đăng: 08/08/2021, 15:01

TỪ KHÓA LIÊN QUAN

TÀI LIỆU CÙNG NGƯỜI DÙNG

  • Đang cập nhật ...

TÀI LIỆU LIÊN QUAN