1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

ASUS UX50 r1 0

97 4 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 97
Dung lượng 1,45 MB

Nội dung

5 UX50 CLOCK GENERATOR RTM875T-336 Penryn SFF D FAN & THERMAL SENSOR 956 uFCBGA D FSB 800MHz LVDS DDR2 SDRAM 800 MHz nVIDIA NB9M-GS CRT PCIE * 16 GS45 Express 1363 uFCBGA HDMI STANDARD DDR2 DIMM STANDARD DDR2 DIMM DMI 100MHz C C SATA 2.5" HDD USB CARD READER ALCOR AU-6371 ICH9M SFF DMIC Array 569 uFCBGA Line out B INT SPK POWER VCORE B SYSTEM MINICARD Half Mini Card EMBEDDED CONTROLLER IT8512E BIOS ROM RJ45 Atheros AR8131 USB 2.0 X EXT MIC 10/100/1000 LAN controller PCI-E Azalia LPC 33MHz ALC269 Audio Codec I/O_1.5VS & 1.05VS USB2.0 * INTERNAL KB & TP I/O_DDR & VTT I/O_ +1.8VS BLUETOOTH CHARGER CAMERA LCD DRIVER A A Title : Block diagram ASUSTeK COMPUTER INC Size Custom Date: Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet 1 of 97 A B C D E UX50 SCHEMATIC Revision 1.0 1 Content PAGE PAGE Content SYSTEM PAGE REF 4 10 11 12 13 14 15 16 17 20 21 22 23 24 29 30 31 32 36 38 42 44 45 46 47 49 50 51 52 56 57 60 61 65 67 68 96 97 CPU-PENRYN ULV FSB (1) CPU-PENRYN ULV POWER (2) CPU-CAPACITORS DIM-DDR2 SO-DIMM CHANNEL A DIM-DDR2 SO-DIMM CHANNEL B DIM-DDR2 VREF & TERMINATION NB_-GS45-HOST (1) NB_-GS45-DMI (2) NB_-GS45-DISPLAY (3) NB_-GS45-DDR2 BUS (4) NB_-GS45-POWER (5) NB_-GS45-POWER (6) NB_-GS45-GND (7) NB_-GS45-STRAPPING (8) SB_ICH9M-HDA, IDE, LPC (1) SB_ICH9M-PCI,PCIE,DMI,USB(2) SB_ICH9M-GPIO, PMGT (3) SB_ICH9M-POWER_GND (4) SB_ICH9M-SPI ROM & HDCP (5) CLK-RTM875T-336-GRT KBC-ITE8512 ROM-FLASH ROM,TOUCH PAD,KB UMA LEVEL SHIFTERS AUD-ALC 269 AUD-HP&SPK&MIC&SPDIF CONN CARD READER_AU-6433 BUG-DEBUG PORT HDMI CONN CRT-LVDS CONN CRT-D-SUB CONN VID CONTROLLER FAN-THERMAL SENSOR, FAN CONN XDD-SATA HDD CONN POWER PAGE REF 80_POWER_VCORE 81_POWER_SYSTEM 82_POWER_I/O_+1.05VO 83_POWER_I/O_DDR & VTT 84_POWER_I/O_ +1.8V 88_POWER_CHARGER 90_POWER_DETECT 91_POWER_LOAD SWITCH 92_POWER_PROTECT 93_POWER_SIGNAL 94_POWER_FLOWCHART 95_POWER_LED_VCC BOOST USB-USB 2.0 CONN*2 LED- PWR,LED,FPC CONN DSG-DISCHARGE CIRCUIT DC_-DC, BATT CONN BT_-BLUETOOTH CONN ME_-SCREW HOLE, SMT NUT CMO-CMOS CAMERA Board to Board CONN History Power On Sequence 5 Title : PAGE REF ASUSTeK COMPUTER INC Size A B C D Tony Su Project Name Custom Date: Engineer: Rev UX50 1.0a Tuesday, March 31, 2009 Sheet E of 97 10 H_D#[63:0] 10 H_A#[35:3] 10 H_REQ#[4:0] H_D#[63:0] H_A#[35:3] H_REQ#[4:0] T0306 T0307 H_A20M# H_FERR# H_IGNNE# 20 20 20 20 H_STPCLK# H_INTR H_NMI H_SMI# C7 D4 F10 T0309 F8 C9 C5 E5 A20M# FERR# IGNNE# M2 B40 D8 H_BR0# H_IERR# V2 Y2 AG5 AL5 J9 F4 H8 B +VCCP 10 RN0302A 56OHM H_INIT# 20 LOCK# N1 H_LOCK# 10 RESET# RS[0]# RS[1]# RS[2]# TRDY# G5 K2 H4 K4 L1 H_CPURST# 10 H_RS#0 10 H_RS#1 10 H_RS#2 10 H_TRDY# 10 HIT# HITM# H2 F2 H_HIT# H_HITM# BPM[0]# BPM[1]# BPM[2]# BPM[3]# PRDY# PREQ# TCK TDI TDO TMS TRST# DBR# AY8 BA7 BA5 AY2 AV10 AV2 AV4 AW AU1 AW AV8 J7 XDP_BPM#0 XDP_BPM#1 XDP_BPM#2 XDP_BPM#3 XDP_BPM#4 XDP_BPM#5 XDP_TCK XDP_TDI XDP_TDO XDP_TMS XDP_TRST# XDP_DBR# 10 10 10 PROCHOT# THRMDA THRMDC THERMTRIP# H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 +VCCP T0312 R0302 1KOhm 1% D38 H_PROCHOT_S# BB34 BD34 CPU_THRM_DXP 50 CPU_THRM_DXN 50 B10 H_THRMTRIP# 5,11,20 T0301 STPCLK# LINT0 LINT1 SMI# BCLK[0] BCLK[1] RSVD01 RSVD02 RSVD03 RSVD04 RSVD05 RSVD06 RSVD07 H_DSTBN#0 H_DSTBP#0 H_DINV#0 10 10 10 10 10 C0301 0.1UF/10V @ R0304 R0305 R0303 2KOhm 1% 2 20 20 20 T0308 BR0# IERR# INIT# A35 C35 CLK_CPU_BCLK 29 CLK_CPU_BCLK# 29 Close to CPU GND GNDGND Zo=55 Ohm, 0.5" max for GTL_REF H_ADSTB#1 A[17]# A[18]# A[19]# A[20]# A[21]# A[22]# A[23]# A[24]# A[25]# A[26]# A[27]# A[28]# A[29]# A[30]# A[31]# A[32]# A[33]# A[34]# A[35]# ADSTB[1]# H_DEFER# 10 H_DRDY# 10 H_DBSY# 10 10 REQ[0]# REQ[1]# REQ[2]# REQ[3]# REQ[4]# N5 F38 J1 H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 10 10 10 C AN1 AK4 AG1 AT4 AK2 AT2 AH2 AF4 AJ5 AH4 AM4 AP4 AR5 AJ1 AL1 AM2 AU5 AP2 AR1 AN5 DEFER# DRDY# DBSY# H_ADS# H_BNR# H_BPRI# H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 R1 R5 U1 P4 W5 U0301B M4 J5 L5 H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 ADS# BNR# BPRI# H_ADSTB#0 A[3]# A[4]# A[5]# A[6]# A[7]# A[8]# A[9]# A[10]# A[11]# A[12]# A[13]# A[14]# A[15]# A[16]# ADSTB[0]# 10 P2 V4 W1 T4 AA1 AB4 T2 AC5 AD2 AD4 AA5 AE5 AB2 AC1 Y4 H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 D U0301A GND H_DSTBN#1 H_DSTBP#1 H_DINV#1 @ @ 1KOhm 1KOhm T0303 1% 1% GTL_REF CPU_TEST1 CPU_TEST2 CPU_TEST3 CPU_TEST4 CPU_TEST5 CPU_TEST6 T0304 C0302 T0305 0.1UF/10V @ 29 CPU_BSEL0 29 CPU_BSEL1 29 CPU_BSEL2 F40 G43 E43 J43 H40 H44 G39 E41 L41 K44 N41 T40 M40 G41 M44 L43 K40 J41 P40 D[0]# D[32]# D[1]# D[33]# D[2]# D[34]# D[3]# D[35]# D[4]# D[36]# D[5]# D[37]# D[6]# D[38]# D[7]# D[39]# D[8]# D[40]# D[9]# D[41]# D[10]# D[42]# D[11]# D[43]# D[12]# D[44]# D[13]# D[45]# D[14]# D[46]# D[15]# D[47]# DSTBN[0]# DSTBN[2]# DSTBP[0]# DSTBP[2]# DINV[0]# DINV[2]# AP44 AR43 AH40 AF40 AJ43 AG41 AF44 AH44 AM44 AN43 AM40 AK40 AG43 AP40 AN41 AL41 AK44 AL43 AJ41 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 P44 V40 V44 AB44 R41 W 41 N43 U41 AA41 AB40 AD40 AC41 AA43 Y40 Y44 T44 U43 W 43 R43 D[16]# D[48]# D[17]# D[49]# D[18]# D[50]# D[19]# D[51]# D[20]# D[52]# D[21]# D[53]# D[22]# D[54]# D[23]# D[55]# D[24]# D[56]# D[25]# D[57]# D[26]# D[58]# D[27]# D[59]# D[28]# D[60]# D[29]# D[61]# D[30]# D[62]# D[31]# D[63]# DSTBN[1]# DSTBN[3]# DSTBP[1]# DSTBP[3]# DINV[1]# DINV[3]# AV38 AT44 AV40 AU41 AW 41 AR41 BA37 BB38 AY36 AT40 BC35 BC39 BA41 BB40 BA35 AU43 AY40 AY38 BC37 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 AW 43 E37 D40 C43 AE41 AY10 AC43 GTLREF TEST1 TEST2 TEST3 TEST4 TEST5 TEST6 COMP[0] COMP[1] COMP[2] COMP[3] AE43 AD44 AE1 AF2 DPRSTP# DPSLP# DPW R# PW RGOOD SLP# PSI# G7 B8 C41 E7 D10 BD10 A37 C37 B38 BSEL[0] BSEL[1] BSEL[2] D H_DSTBN#2 10 H_DSTBP#2 10 H_DINV#2 10 C H_DSTBN#3 10 H_DSTBP#3 10 H_DINV#3 10 H_COMP0 H_COMP1 H_COMP2 H_COMP3 R0306 R0307 R0308 R0309 1 1 2 2 Comp 0,2: Zo=27.4 Ohm, trace length < 0.5" Comp 1,3: Z0=55 Ohm, trace length < 0.5" 27.4Ohm 54.9Ohm 27.4Ohm 54.9Ohm 1% 1% 1% 1% H_DPRSTP# 11,20,80 GND T0310 H_DPSLP# 20 H_DPWR# 10 H_PWRGD 20 H_CPUSLP# 10 T0311 SU9400/SU9300 T0302 BCLK FSB BSEL2 BSEL1 BSEL0 166 667 1 200 800 266 1067 0 B SU9400/SU9300 ITP Debug Port R1.1 +VCCP J0301 31 11 13 15 17 19 21 23 25 27 29 32 29 CLK_ITP_BCLK# 7,8,22,29 SMB_CLK_S +VCCP +VCCP R0310 @ 56Ohm XDP_TDO XDP_BPM#0 XDP_BPM#2 XDP_BPM#4 @ 1KOhm XDP_PWRGD Default Strapping When Not Used XDP_TCK RN0302B 56OHM +VCCP R0301 RN0301A RN0301B H_PWRGD D0301 1SS355PT XDP_BPM#5 56Ohm XDP_TDI 56OHM XDP_TMS 56OHM H_PROCHOT_S# PWRLIMIT_CPU# @ Q0301A UM6K1N THRO_CPU 30 RN0303A RN0303B XDP_TCK 56OHM XDP_TRST# 56OHM 3 A GND GND Q0301B UM6K1N R0311 30 SIDE1 SIDE4 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 SIDE2 SIDE3 34 10 12 14 16 18 20 22 24 26 28 30 33 ITP_CPURST# R0313 H_CPURST# XDP_BPM#1 XDP_BPM#3 XDP_BPM#5 XDP_TRST# A 88 GND Title : CPU PENRYN ULV FSB GND ASUSTeK COMPUTER INC Size Date: Engineer: Tony Su Project Name Custom 1KOhm @ XDP_TMS XDP_TDI FPC_CON_30P @ GND PWRLIMIT_CPU CLK_ITP_BCLK 29 SMB_DAT_S 7,8,22,29 Rev UX50 1.0a Tuesday, March 31, 2009 Sheet of 97 +VCCP +VCORE U0301F +VCORE +VCORE U0301C +VCCP +1.5VS 120 mA SL0501 +VCCA_CPU C0402 0.01UF/16V VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6] VCCSENSE BD8 BC7 BB10 BB8 BC5 BB4 AY4 GND VR_VID0 VR_VID1 VR_VID2 VR_VID3 VR_VID4 VR_VID5 VR_VID6 GND 80 80 80 80 80 80 80 +VCORE R0401 100Ohm 1% BD12 VCCSENSE 80 BC13 VSSSENSE 80 VSSSENSE B34 D34 0603 VCCA1 VCCA2 C0401 10UF/6.3V J11 E11 G11 J37 K38 L37 N37 P38 R37 U37 V38 W37 AA37 AB38 AC37 AE37 VCCP1 VCCP2 VCCP3 VCCP4 VCCP5 VCCP6 VCCP7 VCCP8 VCCP9 VCCP10 VCCP11 VCCP12 VCCP13 VCCP14 VCCP15 VCCP16 AB28 AD30 AD28 Y26 AB26 AD26 AF30 AF28 AH30 AH28 AF26 AH26 AK30 AK28 AM30 AM28 AP30 AP28 AK26 AM26 AP26 AT30 AT28 AV30 AV28 AY30 AY28 AT26 AV26 AY26 BB30 BB28 BD30 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC100 C VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 D F32 G33 H32 J33 K32 L33 M32 N33 P32 R33 T32 U33 V32 W33 Y32 AA33 AB32 AC33 AD32 AE33 AF32 AG33 AH32 AJ33 AK32 AL33 AM32 AN33 AP32 AR33 AT34 AT32 AU33 AV32 AY32 BB32 BD32 B28 B30 B26 D28 D30 F30 F28 H30 H28 D26 F26 H26 K30 K28 M30 M28 K26 M26 P30 P28 T30 T28 V30 V28 P26 T26 V26 Y30 Y28 AB30 SU9400/SU9300 R0402 100Ohm 1% VCCSENSE, VSSSENSE trace at 27.4 ohm with mils spacing Place PU and PD within 1" of CPU GND B +VCCP BD28 BB26 BD26 B22 B24 D22 D24 F24 F22 H24 H22 K24 K22 M24 M22 P24 P22 T24 T22 V24 V22 Y24 Y22 AB24 AB22 AD24 AD22 AF24 AF22 AH24 AH22 AK24 AK22 AM24 AM22 AP24 AP22 AT24 AT22 AV24 AV22 AY24 AY22 BB24 BB22 BD24 BD22 B16 B18 B20 D16 D18 F18 F16 H18 H16 D20 F20 H20 K18 K16 M18 M16 K20 M20 P18 P16 T18 T16 V18 V16 P20 T20 V20 Y18 Y16 AB18 AB16 AD18 AD16 Y20 AB20 AD20 AF18 AF16 AH18 AH16 AF20 AH20 AK18 AK16 AM18 AM16 AP18 AP16 AK20 AM20 AP20 AT18 AT16 AV18 AV16 AY18 AY16 AT20 AV20 AY20 BB18 BB16 BD18 BD16 BB20 BD20 AM14 AP14 AT14 AV14 AY14 BB14 BD14 AF38 AG37 AJ37 AK38 A VCC101 VCC102 VCC103 VCC104 VCC105 VCC106 VCC107 VCC108 VCC109 VCC110 VCC111 VCC112 VCC113 VCC114 VCC115 VCC116 VCC117 VCC118 VCC119 VCC120 VCC121 VCC122 VCC123 VCC124 VCC125 VCC126 VCC127 VCC128 VCC129 VCC130 VCC131 VCC132 VCC133 VCC134 VCC135 VCC136 VCC137 VCC138 VCC139 VCC140 VCC141 VCC142 VCC143 VCC144 VCC145 VCC146 VCC147 VCC148 VCC149 VCC150 VCC151 VCC152 VCC153 VCC154 VCC155 VCC156 VCC157 VCC158 VCC159 VCC160 VCC161 VCC162 VCC163 VCC164 VCC165 VCC166 VCC167 VCC168 VCC169 VCC170 VCC171 VCC172 VCC173 VCC174 VCC175 VCC176 VCC177 VCC178 VCC179 VCC180 VCC181 VCC182 VCC183 VCC184 VCC185 VCC186 VCC187 VCC188 VCC189 VCC190 VCC191 VCC192 VCC193 VCC194 VCC195 VCC196 VCC197 VCC198 VCC199 VCC200 VCC201 VCC202 VCC203 VCC204 VCC205 VCC206 VCC207 VCC208 VCC209 VCC210 VCC211 VCC212 VCC213 VCC214 VCC215 VCC216 VCC217 VCC218 VCC219 VCC220 VCCP17 VCCP18 VCCP19 VCCP20 U0301E VCCP21 VCCP22 VCCP23 VCCP24 VCCP25 VCCP26 VCCP27 VCCP28 VCCP29 VCCP30 VCCP31 VCCP32 VCCP33 VCCP34 VCCP35 VCCP36 VCCP37 VCCP38 VCCP39 VCCP40 VCCP41 VCCP42 VCCP43 VCCP44 VCCP45 VCCP46 VCCP47 VCCP48 VCCP49 VCCP50 VCCP51 VCCP52 VCCP53 VCCP54 VCCP55 VCCP56 VCCP57 VCCP58 VCCP59 VCCP60 VCCP61 VCCP62 VCCP63 VCCP64 VCCP65 VCCP66 VCCP67 VCCP68 VCCP69 VCCP70 VCCP71 VCCP72 VCCP73 VCCP74 VCCP75 VCCP76 VCCP77 VCCP78 VCCP79 VCCP80 VCCP81 VCCP82 VCCP83 VCCP84 VCCP85 VCCP86 VCCP87 VCCP88 VCCP89 VCCP90 VCCP91 VCCP92 VCCP93 VCCP94 VCCP95 VCCP96 VCCP97 VCCP98 VCCP99 VCCP100 VCCP101 VCCP102 VCCP103 VCCP104 VCCP105 VCCP106 VCCP107 VCCP108 VCCP109 VCCP110 VCCP111 VCCP112 VCCP113 VCCP114 VCCP115 VCCP116 VCCP117 VCCP118 VCCP119 VCCP120 VCCP121 VCCP122 VCCP123 VCCP124 VCCP125 VCCP126 VCCP127 VCCP128 VCCP129 VCCP130 VCCP131 VCCP132 VCCP133 VCCP134 VCCP135 VCCP136 VCCP137 VCCP138 VCCP139 VCCP140 VCCP141 VCCP142 VCCP143 VCCP144 VCCP145 AL37 AN37 AP38 B32 C33 D32 E35 E33 F34 G35 F36 H36 J35 L35 N35 K36 R35 U35 P36 V36 W35 AA35 AC35 AB36 AE35 AG35 AJ35 AF36 AL35 AN35 AK36 AP36 B12 B14 C13 D12 D14 E13 F14 F12 G13 H14 H12 J13 K14 K12 L13 L11 M14 N13 N11 K10 P14 P12 R13 R11 T14 U13 U11 V14 V12 W13 W11 P10 V10 Y14 AA13 AA11 AB14 AB12 AC13 AC11 AD14 AB10 AE13 AE11 AF14 AF12 AG13 AG11 AH14 AJ13 AJ11 AF10 AK14 AK12 AL13 AL11 AN13 AN11 AP12 AR13 AR11 AK10 AP10 AU13 AU11 L9 L7 N9 N7 R9 R7 U9 U7 W9 W7 AA9 AA7 AC9 AC7 AE9 AE7 AG9 AG7 AJ9 AJ7 AL9 AL7 AN9 AN7 AR9 AR7 A33 A13 G25 G23 G21 J25 J23 J21 L25 L23 L21 N25 N23 N21 R25 R23 R21 U25 U23 U21 W25 W23 W21 AA25 AA23 AA21 AC25 AC23 AC21 AE25 AE23 AE21 AG25 AG23 AG21 AJ25 AJ23 AJ21 AL25 AL23 AL21 AN25 AN23 AN21 AR25 AR23 AR21 AU25 AU23 AU21 AW25 AW23 AW21 BA25 BA23 BA21 BC25 BC23 BC21 C17 C19 E19 E17 G19 G17 J19 J17 L19 L17 N19 N17 R19 R17 U19 U17 W19 W17 AA19 AA17 AC19 AC17 AE19 AE17 AG19 AG17 AJ19 AJ17 AL19 AL17 AN19 AN17 AR19 AR17 AU19 AU17 AW19 AW17 BA19 BA17 BC19 BC17 C11 C15 E15 G15 H10 M12 J15 L15 N15 M10 T12 R15 U15 W15 T10 Y12 AD12 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191 VSS192 VSS193 VSS194 VSS195 VSS196 VSS197 VSS198 VSS199 VSS200 VSS201 VSS202 VSS203 VSS204 VSS205 VSS206 VSS207 VSS208 VSS209 VSS210 VSS211 VSS212 VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233 VSS234 VSS235 VSS236 VSS237 VSS238 VSS239 VSS240 VSS241 VSS242 VSS243 VSS244 VSS245 VSS246 VSS247 VSS248 VSS249 VSS250 VSS251 VSS252 VSS253 VSS254 VSS255 VSS256 VSS257 VSS258 VSS259 VSS260 VSS261 VSS262 VSS263 VSS264 VSS265 VSS266 VSS267 VSS268 VSS269 VSS270 VSS271 VSS272 VSS273 VSS274 VSS275 VSS276 VSS277 VSS278 VSS279 U0301D VSS280 VSS281 VSS282 VSS283 VSS284 VSS285 VSS286 VSS287 VSS288 VSS289 VSS290 VSS291 VSS292 VSS293 VSS294 VSS295 VSS296 VSS297 VSS298 VSS299 VSS300 VSS301 VSS302 VSS303 VSS304 VSS305 VSS306 VSS307 VSS308 VSS309 VSS310 VSS311 VSS312 VSS313 VSS314 VSS315 VSS316 VSS317 VSS318 VSS319 VSS320 VSS321 VSS322 VSS323 VSS324 VSS325 VSS326 VSS327 VSS328 VSS329 VSS330 VSS331 VSS332 VSS333 VSS334 VSS335 VSS336 VSS337 VSS338 VSS339 VSS340 VSS341 VSS342 VSS343 VSS344 VSS345 VSS346 VSS347 VSS348 VSS349 VSS350 VSS351 VSS352 VSS353 VSS354 VSS355 VSS356 VSS357 VSS358 VSS359 VSS360 VSS361 VSS362 VSS363 VSS364 VSS365 VSS366 VSS367 VSS368 VSS369 VSS370 VSS371 VSS372 VSS373 VSS374 VSS375 VSS376 VSS377 VSS378 VSS379 VSS380 VSS381 VSS382 VSS383 VSS384 VSS385 VSS386 VSS387 VSS388 VSS389 VSS390 VSS391 VSS392 VSS393 VSS394 VSS395 AA15 AC15 Y10 AD10 AH12 AE15 AG15 AJ15 AH10 AM12 AL15 AN15 AR15 AM10 AT12 AV12 AW13 AW11 AY12 AU15 AW15 AT10 BA13 BA11 BB12 BC11 BA15 BC15 B6 D6 E9 F6 G9 H6 K8 K6 M8 M6 P8 P6 T8 T6 V8 V6 U5 Y8 Y6 AB8 AB6 AD8 AD6 AF8 AF6 AH8 AH6 AK8 AK6 AM8 AM6 AP8 AP6 AT8 AT6 AU9 AV6 AU7 AW9 AY6 BA9 BB6 BC9 BD6 B4 C3 E3 G3 J3 L3 N3 R3 U3 W3 AA3 AC3 AE3 AG3 AJ3 AL3 AN3 AR3 AU3 AW3 BA3 BC3 D2 E1 G1 AW1 BA1 BB2 A41 A39 A29 A27 A31 A25 A23 A21 A19 A17 A11 A15 A7 A5 A9 BD4 B42 F44 D44 D42 F42 H42 K42 M42 P42 T42 V42 Y42 AB42 AD42 AF42 AH42 AK42 AM42 AP42 AY44 AV44 AT42 AV42 AY42 BA43 BB42 C39 E39 G37 H38 J39 L39 M38 N39 R39 T38 U39 W39 Y38 AA39 AC39 AD38 AE39 AG39 AH38 AJ39 AL39 AM38 AN39 AR39 AR37 AT38 AU39 AU37 AW39 AW37 BA39 BC41 BD40 BD38 B36 H34 D36 K34 M34 M36 P34 T34 V34 T36 Y34 AB34 AD34 Y36 AD36 AF34 AH34 AH36 AK34 AM34 AP34 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 AM36 AR35 AU35 AV34 AW35 AW33 AY34 AT36 AV36 BA33 BC33 BB36 BD36 C27 C29 C31 E29 E27 G29 G27 E31 G31 J29 J27 L29 L27 N29 N27 J31 L31 N31 R29 R27 U29 U27 R31 U31 W29 W27 W31 AA29 AA27 AC29 AC27 AA31 AC31 AE29 AE27 AG29 AG27 AJ29 AJ27 AE31 AG31 AJ31 AL29 AL27 AN29 AN27 AL31 AN31 AR29 AR27 AR31 AU29 AU27 AW29 AW27 AU31 AW31 BA29 BA27 BC29 BC27 BA31 BC31 C21 C23 C25 E25 E23 E21 D C SU9400/SU9300 GND GND B SU9400/SU9300 GND GND A SU9400/SU9300 Title : CPU PENRYN ULV POWER Engineer: ASUSTeK COMPUTER INC Size C Date: Tony Su Project Name Rev UX50 1.0a Sheet Tuesday, March 31, 2009 of 97 D D +VCORE C0509 10UF/6.3V C0510 10UF/6.3V C0508 10UF/6.3V C0507 10UF/6.3V C0506 10UF/6.3V C0505 10UF/6.3V C0504 10UF/6.3V C0503 10UF/6.3V C0502 10UF/6.3V C0501 10UF/6.3V CE0502 100UF/2.5V + 8A for Ultra Low Voltage CPU TDP 10W R2.0 GND C0517 0.1UF/10V @ C0516 0.1UF/10V C0515 0.1UF/10V C C0514 0.1UF/10V C0513 0.1UF/10V C0512 0.1UF/10V C0511 10UF/6.3V CE0501 100UF/2.5V + +VCCP +VCCP Decoupling Capacitor (Place near CPU) C C0518 0.1UF/10V @ GND B B +VCCP +VCCP R0502 330Ohm R0501 56Ohm C0519 0.1UF/10V B GND Q0502 2N7002 D S FORCE_OFF# C E VCORE 10uF mount 0.1uF mount VCCP 1uF 270uF VCCA 0.01uF 10uF @ Q0501 PMBS3904 3,11,20 H_THRMTRIP# Decoupling guide from Intel 31,81,92 G A 11,21,30,31,33,68,70 *4pcs *5pcs * 12pcs * 1pcs * pcs * pcs A BUF_PLT_RST# Title : CPU CAPACITORS ASUSTeK COMPUTER INC Size Custom Date: Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet of 97 D D C C B B A A Title : ASUSTeK COMPUTER INC Size Custom Date: Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet of 97 1 C0707 0.1UF/10V C0708 0.1UF/10V D C0706 0.1UF/10V C0705 0.1UF/10V C0704 1UF/6.3V 2 C0703 1UF/6.3V @ C0702 1UF/6.3V @ C0701 10UF/6.3V M_A_DQ[0 63] 13 M_A_DQ[0 63] D 1 +1.8V 9,13 M_A_A[0 13] GND U0701A GND 9,11 M_ODT0 9,11 M_ODT1 13 M_A_DM[0 7] M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7 10 26 52 67 130 147 170 185 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 13 M_A_DQS[0 7] B M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7 13 31 51 70 131 148 169 188 11 29 49 68 129 146 167 186 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 13 M_A_DQS#[0 7] +3VS SWAP C0709 1UF/10V GND GND C0710 0.1UF/10V T0701 0.9V_VTT_REF SWAP C0713 1UF/6.3V C0711 1UF/6.3V ODT0 ODT1 SWAP C0712 0.1UF/10V 114 119 3,8,22,29 SMB_CLK_S 3,8,22,29 SMB_DAT_S U0701B C +1.8V BA0 BA1 S0# S1# CK0 CK0# CK1 CK1# CKE0 CKE1 CAS# RAS# WE# SA0 SA1 SCL SDA SWAP 107 106 110 115 30 32 164 166 79 80 113 108 109 198 200 197 195 M_A_DQ4 M_A_DQ0 M_A_DQ5 M_A_DQ7 M_A_DQ1 M_A_DQ2 M_A_DQ6 M_A_DQ3 M_A_DQ13 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ15 M_A_DQ8 M_A_DQ9 M_A_DQ14 M_A_DQ18 M_A_DQ21 M_A_DQ16 M_A_DQ20 M_A_DQ19 M_A_DQ23 M_A_DQ22 M_A_DQ17 M_A_DQ26 M_A_DQ24 M_A_DQ29 M_A_DQ30 M_A_DQ27 M_A_DQ31 M_A_DQ25 M_A_DQ28 M_A_DQ39 M_A_DQ34 M_A_DQ38 M_A_DQ33 M_A_DQ37 M_A_DQ32 M_A_DQ35 M_A_DQ36 M_A_DQ40 M_A_DQ43 M_A_DQ42 M_A_DQ44 M_A_DQ41 M_A_DQ47 M_A_DQ46 M_A_DQ45 M_A_DQ55 M_A_DQ54 M_A_DQ51 M_A_DQ50 M_A_DQ53 M_A_DQ49 M_A_DQ48 M_A_DQ52 M_A_DQ56 M_A_DQ61 M_A_DQ62 M_A_DQ59 M_A_DQ63 M_A_DQ57 M_A_DQ60 M_A_DQ58 M_A_BS2 17 19 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194 9,13 9,13 M_A_BS0 9,13 M_A_BS1 9,11 M_CS#0 9,11 M_CS#1 11 M_CLK_DDR0 11 M_CLK_DDR#0 11 M_CLK_DDR1 11 M_CLK_DDR#1 9,11 M_CKE0 9,11 M_CKE1 9,13 M_A_CAS# 9,13 M_A_RAS# 9,13 M_A_WE# DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 M_A_A14 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 A14 A15 A16_BA2 9,13 102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 SWAP GND SWAP SWAP 112 111 117 96 95 118 81 82 87 103 88 104 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 199 VDDSPD 83 120 50 69 163 NC1 NC2 NC3 NC4 NCTEST VREF 201 202 GND0 GND1 203 204 NP_NC1 NP_NC2 47 133 183 77 12 48 184 78 71 72 121 122 196 193 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177 187 178 190 21 33 155 34 132 144 156 168 15 27 39 149 161 28 40 138 150 162 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 C B DDR2_DIMM_200P GND GND SWAP DDR2_DIMM_200P PN : 12G02512200Y(STD Type) A A DDR2Title SO-DIMM : CHANNEL A ASUSTeK COMPUTER INC Size Custom Date: Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet of 97 13 M_B_DQ[0 63] C0807 0.1UF/10V C0808 0.1UF/10V D C0806 0.1UF/10V C0805 0.1UF/10V C0804 1UF/6.3V 2 C0803 1UF/6.3V @ C0802 1UF/6.3V @ C0801 10UF/6.3V D 1 +1.8V M_B_DQ[0 63] 9,13 M_B_A[0 13] GND U0801A 9,11 M_ODT2 9,11 M_ODT3 13 M_B_DM[0 7] 10 26 52 67 130 147 170 185 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 13 M_B_DQS[0 7] B M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7 13 31 51 70 131 148 169 188 11 29 49 68 129 146 167 186 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 13 M_B_DQS#[0 7] +3VS SWAP SWAP C0809 1UF/10V GND GND C0810 0.1UF/10V SWAP T0801 0.9V_VTT_REF C0813 1UF/6.3V C0811 1UF/6.3V M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7 SWAP C0812 0.1UF/10V ODT0 ODT1 3,7,22,29 SMB_CLK_S 3,7,22,29 SMB_DAT_S U0801B R0801 +1.8V C SWAP 114 119 9,13 M_B_BS0 9,13 M_B_BS1 9,11 M_CS#2 9,11 M_CS#3 11 M_CLK_DDR2 11 M_CLK_DDR#2 11 M_CLK_DDR3 11 M_CLK_DDR#3 9,11 M_CKE2 9,11 M_CKE3 9,13 M_B_CAS# 9,13 M_B_RAS# 9,13 M_B_WE# GND 10KOhm M_B_DQ4 M_B_DQ5 M_B_DQ3 M_B_DQ6 M_B_DQ1 M_B_DQ2 M_B_DQ0 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ15 M_B_DQ13 M_B_DQ12 M_B_DQ11 M_B_DQ14 M_B_DQ20 M_B_DQ16 M_B_DQ23 M_B_DQ18 M_B_DQ21 M_B_DQ17 M_B_DQ19 M_B_DQ22 M_B_DQ28 M_B_DQ27 M_B_DQ29 M_B_DQ31 M_B_DQ25 M_B_DQ24 M_B_DQ30 M_B_DQ26 M_B_DQ32 M_B_DQ36 M_B_DQ35 M_B_DQ34 M_B_DQ33 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ42 M_B_DQ43 M_B_DQ47 M_B_DQ41 M_B_DQ44 M_B_DQ46 M_B_DQ45 M_B_DQ54 M_B_DQ52 M_B_DQ51 M_B_DQ50 M_B_DQ53 M_B_DQ48 M_B_DQ55 M_B_DQ49 M_B_DQ58 M_B_DQ56 M_B_DQ62 M_B_DQ60 M_B_DQ57 M_B_DQ61 M_B_DQ63 M_B_DQ59 BA0 BA1 S0# S1# CK0 CK0# CK1 CK1# CKE0 CKE1 CAS# RAS# WE# SA0 SA1 SCL SDA 9,13 M_B_BS2 +3VS 17 19 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194 107 106 110 115 30 32 164 166 79 80 113 108 109 198 200 197 195 M_B_A14 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 A13 A14 A15 A16_BA2 9,13 102 101 100 99 98 97 94 92 93 91 105 90 89 116 86 84 85 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 GND SWAP SWAP 112 111 117 96 95 118 81 82 87 103 88 104 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 199 VDDSPD 83 120 50 69 163 NC1 NC2 NC3 NC4 NCTEST VREF 201 202 GND0 GND1 203 204 NP_NC1 NP_NC2 47 133 183 77 12 48 184 78 71 72 121 122 196 193 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177 187 178 190 21 33 155 34 132 144 156 168 15 27 39 149 161 28 40 138 150 162 C B DDR_DIMM_200P GND GND SWAP DDR_DIMM_200P PN: 12G02512200G(REV Type) A A Title : DDR2 SP-DIMM CHANNEL B ASUSTeK COMPUTER INC Size Custom Date: Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet of 97 +0.9VS R1.1 M_A_A[0 13] 7,13 D D 56Ohm 56Ohm 56Ohm 15 RN0901B RN0907H 12 RN0907E CN0902A CN0902B CN0902C CN0902D 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 16 13 11 12 15 10 RN0902A RN0902D RN0902F RN0902E RN0906B RN0902G RN0902H M_A_A13 M_A_CAS# M_A_BS0 M_A_BS1 M_A_A2 M_A_A10 M_A_RAS# CN0903A CN0903B CN0903C CN0903D 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 11 12 15 13 11 12 RN0903F RN0904E RN0901H RN0903B RN0903D RN0904F RN0903E M_B_A3 M_B_A14 M_B_A1 M_B_A7 M_B_A4 M_B_BS2 M_B_A2 56Ohm 12 RN0901E 3 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 14 13 10 11 14 16 14 13 RN0905C RN0905D RN0905G RN0905F RN0902C RN0906A RN0906C RN0906D M_A_A14 M_A_A9 M_A_BS2 M_CKE0 M_A_WE# M_A_A4 M_A_A3 M_A_A1 5 8 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 15 16 11 10 12 12 9 RN0906H RN0905B RN0905A RN0906F RN0906G RN0906E RN0905E RN0905H RN0904H M_A_A8 M_A_A11 M_A_A5 M_A_A6 M_A_A7 M_A_A0 M_A_A12 M_CKE1 M_CKE2 56Ohm 56Ohm 56Ohm 56Ohm 14 13 16 14 RN0903C RN0904D RN0907A RN0904C M_B_A6 M_B_A12 M_B_CAS# M_B_A9 56Ohm 56Ohm 56Ohm 56Ohm 11 14 16 10 RN0907F RN0907C RN0901A RN0907G M_ODT2 M_CS#2 M_ODT3 M_B_A13 2 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 56Ohm 15 16 15 16 14 13 11 RN0904B RN0904A RN0907B RN0903A RN0901C RN0907D RN0901F RN0903H M_B_A11 M_B_A8 M_B_BS1 M_B_A5 M_CS#3 M_B_RAS# M_B_BS0 M_B_A0 7 56Ohm 56Ohm 56Ohm 56Ohm 10 10 15 10 RN0903G RN0901G RN0902B RN0904G 56Ohm 13 RN0901D M_A_BS[0 2] 7,13 M_ODT1 M_CS#1 M_ODT0 M_CS#1 7,11 M_B_A[0 13] 8,13 M_B_BS[0 2] 8,13 M_CKE[0:3] 7,8,11 M_ODT[0:3] 7,8,11 0.1UF 0.1UF 0.1UF 0.1UF M_A_CAS# 7,13 M_A_RAS# 7,13 GND C 0.1UF 0.1UF 0.1UF 0.1UF GND Layout note: Place array cap close to each pullup resistors terminated to +0.9VS 0.1UF 0.1UF 0.1UF 0.1UF CN0904A CN0904B CN0904C CN0904D M_B_A14 8,13 C M_A_A14 7,13 M_A_WE# 7,13 GND B B 0.1UF 0.1UF 0.1UF 0.1UF CN0905A CN0905B CN0905C CN0905D M_B_CAS# 8,13 M_CS#2 8,11 M_CS#3 8,11 M_B_RAS# 8,13 GND A Title : DIM DDR2 VREF Custom Date: A ASUSTeK COMPUTER INC Size M_B_WE# 8,13 M_CS#0 7,11 C0903 10UF/6.3V @ GND M_B_A10 M_B_WE# M_CS#0 M_CKE3 Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet of 97 U1001A +VCCP R1001 221OHM 1% C1001 0.1UF/10V R1002 100Ohm 1% H_SWING GND GND C R1003 24.9Ohm 1% H_RCOMP GND B H_SWING H_RCOMP J7 H6 L11 J3 H4 G3 K10 K12 L1 M10 M6 N11 L7 K6 M4 K4 P6 W9 V6 V2 P10 W7 N9 P4 U9 V4 U1 W3 V10 U7 W11 U11 AC11 AC9 Y4 Y10 AB6 AA9 AB10 AA1 AC3 AC7 AD12 AB4 Y6 AD10 AA11 AB2 AD4 AE7 AD2 AD6 AE3 AG9 AG7 AE11 AK6 AF6 AJ9 AH6 AF12 AH4 AJ7 AE9 B6 D4 H_D#_0 H_D#_1 H_D#_2 H_D#_3 H_D#_4 H_D#_5 H_D#_6 H_D#_7 H_D#_8 H_D#_9 H_D#_10 H_D#_11 H_D#_12 H_D#_13 H_D#_14 H_D#_15 H_D#_16 H_D#_17 H_D#_18 H_D#_19 H_D#_20 H_D#_21 H_D#_22 H_D#_23 H_D#_24 H_D#_25 H_D#_26 H_D#_27 H_D#_28 H_D#_29 H_D#_30 H_D#_31 H_D#_32 H_D#_33 H_D#_34 H_D#_35 H_D#_36 H_D#_37 H_D#_38 H_D#_39 H_D#_40 H_D#_41 H_D#_42 H_D#_43 H_D#_44 H_D#_45 H_D#_46 H_D#_47 H_D#_48 H_D#_49 H_D#_50 H_D#_51 H_D#_52 H_D#_53 H_D#_54 H_D#_55 H_D#_56 H_D#_57 H_D#_58 H_D#_59 H_D#_60 H_D#_61 H_D#_62 H_D#_63 H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8 H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31 H_A#_32 H_A#_33 H_A#_34 H_A#_35 H_SWING H_RCOMP T1001 R1004 1KOhm 1% 3 H_CPURST# H_CPUSLP# NB_CPUSLP# T1004 2 C1002 0.1UF/10V @ H_CPURST# H_CPUSLP# HVREF L17 K18 H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 D H_ADS# H_ADSTB#0 H_ADSTB#1 H_BNR# H_BPRI# H_BR0# T1002 H_DEFER# H_DBSY# H_DPWR# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY# 3 3 3 H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3 L9 N7 AA7 AG3 H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 3 3 H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3 K2 N3 AA3 AF4 H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 3 3 H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3 L3 M2 Y2 AF2 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 3 3 H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4 J13 L13 C13 G13 G15 H_RS#_0 H_RS#_1 H_RS#_2 F4 F2 G7 H_A#[35:3] H_REQ#[4:0] H_D#[63:0] H_A#[35:3] C H_REQ#[4:0] H_D#[63:0] CLK_MCH_BCLK 29 CLK_MCH_BCLK# 29 T1003 B H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 H_RS#0 H_RS#1 H_RS#2 3 H_AVREF H_DVREF 897605 R1005 2KOhm 1% A A J11 G9 +VCCP L15 B14 C15 D12 F14 G17 B12 J15 D16 C17 D14 K16 F16 B16 C21 D18 J19 J21 B18 D22 G19 J17 L21 L19 G21 D20 K22 F18 K20 F20 F22 B20 A19 F10 A15 C19 C9 B8 C11 E5 D6 AH10 AJ11 G11 H2 C7 F8 A11 D8 H_ADS# H_ADSTB#_0 H_ADSTB#_1 H_BNR# H_BPRI# H_BREQ# H_DEFER# H_DBSY# HPLL_CLK HPLL_CLK# H_DPWR# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY# HOST H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 1 D GND GND Title : NB GS45 HOST ASUSTeK COMPUTER INC Size Custom Date: Engineer: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0a Sheet 10 of 97 +0.9VO JP8302 @ 1MM_OPEN_5MIL 1 2 Rb 40mil +0.9VS 0.5A D C8311 220PF/50V c0402 2 J8305 SHORT_PIN D C8304 10UF/6.3V c0805_h37 40mil Ra SGND_VTT DDR_FB SGND_DDR U8301 TPS51116RGER DDR_CS 40mil SGND_DDR AC_BAT_SYS J8310 SHORT_PIN J8308 SHORT_PIN J8306 SHORT_PIN 1 +1.8VO 240mil J8307 SHORT_PIN L8301 1.5UH Irat=9A Fsw=400KHz SGND_DDR 120mil JP8309 1MM_OPEN_5MIL @ 1 2 40mil G R8306 10KOhm 1% DDR_VBST DDR_DRVH DDR_LL DDR_DRVL S C8307 0.047UF/16V c0402 1 26 27 13 14 15 16 17 18 28 29 81,91 SUSC#_PWR NC1 VDDQSNS VDDQSET S3 S5 NC2 DDR_S3 DDR_S5 25 24 23 22 21 20 19 30 D R8305 100KOhm 1% D8301 BAT54CW C8305 0.1UF/10V c0402 1 GND2 VTT VLDOIN VBST DRVH LL DRVL GND7 GND3 GND4 PGOOD V5FILT V5IN CS CS_GND PGND GND5 GND6 SUSB#_PWR 10 11 12 G D8302 BAT54CW C8302 0.1UF/25V c0603 S Attention Enable signal 76,81,82,84,85,91 SGND_DDR COMP VTTREF MODE GND1 VTTSNS VTTGND DDR_VIN D C DDR_VLDOIN C JP8301 3MM_OPEN_5MIL @ 1 2 I ripple=1.5029A 240mil +1.8V 6A(OCP=9.7A) + DDR_VDDQSET 0.9V_VTT_REF 60mil C8306 0.033UF/16V c0402 CE8301 220UF/2V ESR=15mOhm/Ir=2.7A SGND_DDR DDR_MODE 20mil C8309 4.7UF/25V c0805_h57 1 Q8301 SI7326DN_T1_E3 Rdson=30mOhm/Vgs(th)=1.8V C8308 4.7UF/25V c0805_h57 2 Q8302 SI7726DN-T1-GE3 Rdson=12.5mOhm/Vgs(th)=2.6V DDR_VDDQSENS VFB=0.75V R8302 28KOhm 1% DDR_VTTSNS R8301 20KOhm 1% C8310 0.1UF/10V c0402 92 DDR_PWRGD DDR_V5FILT +5VSUS R8304 9.09KOhm 1% B OCP C8301 1UF/10V c0402 2 1 R8303 5.1Ohm 5% B C8303 1UF/10V c0402 SGND_DDR SGND_VTT J8304 @ SHORT_PIN J8303 @ SHORT_PIN SGND_DDR A A Title : POWER_I/O_DDR & VTT ASUSTeK COMPUTER INC NB Size Date: Morris/Eric Project Name Custom Engineer: Rev UX50 Tuesday, March 31, 2009 1.0 Sheet 83 of 97 +1.8VO JP8402 3MM_OPEN_5MIL @ 1 2 +1.5VS U8401 120mil GND FB VOUT1 VOUT2 VIN4 EN POK VCNTL VIN3 BAT54CW 1V5_VIN 1V5_EN 1V5_VCNTL 20mil 17.4KOhm 1% 1V5_FB R8403 0Ohm R8402 20KOhm 1% C8404 10UF/6.3V c0603 C8405 0.1UF/10V c0402 @ C8406 0.1UF/10V c0402 SUSB#_PWR 76,81,82,83,85,91 R8404 100KOhm 1% C8403 10UF/6.3V c0603 2 C8402 10UF/6.3V c0603 APL5930-KAI-TRG 2A +1.5VS R8401 +1.5VO 80mil D D8401 80mil JP8401 3MM_OPEN_5MIL @ 1 2 +5VS C8401 15PF/50V c0402 @ 1 D C C 92 +1.5VS_PWRGD Total count: 12 pcs B B A A Title :POWER_I/O_ +1.5VS ASUSTeK COMPUTER INC NB Size LDO Second source APL5913-KAC-TRL B Engineer: Morris/Eric Project Name Rev UX50 Date: Tuesday, March 31, 2009 1.0 Sheet 84 of 97 +3VSUS VGA_DIS C8506 0.01UF/10V c0402 VGA_FB VGA_VFB J8504 SHORT_PIN C8502 10UF/25V c1206_h75 1 2 SHORT_PIN C8510 1500PF/50V @ J8505 SNB_VGA + +VGA_VCORE Imax=8A C8504 0.1UF/10V c0402 OCP=12.5A C R8506 24.3KOhm 1% VGA_NVDD_FB 2 R8505 4.87KOhm 1% R8513 1KOhm 1% VGA_OUT_SENSOR J8506 SHORTPIN NVDD_SENSE 70 R8508 10KOhm 1% SGND_VGA 40mil R8510 2.2Ohm @ 360mil VFB=0.75V 2 R8507 3.48KOhm 1% VGA_DRVL JP8503 3MM_OPEN_5MIL @ 1 2 CE8501 220UF/2V ESR=15mOhm/Ir=2.7A 92 +VGA_PWRGD +VGAVO 360mil G C8508 220PF/50V c0402 L8501 1UH Irat=22A 2 S C D +5VSUS SGND_VGA AC_BAT_SYS I ripple=2.4398A -1.17Vout I ripple=1.905A -0.9Vout VGA_EN SGND_VGA JP8502 1MM_OPEN_5MIL @ 1 2 D C8505 1UF/10V c0402 SGND_VGA GND2 15 VGA_VBST+ 14 EN_PSV VBST VGA_DRVH 40mil TON DRVH 13 VGA_LL 40mil VOUT LL 12 VGA_TRIP 11 V5FILT TRIP VFB V5DRV 10 R8504 PGOOD DRVL 10KOhm GND1 PGND 1% SGND_VGA TPS51117RGYR G R8503 300Ohm 5% VGA_VBSTC8503 0.1UF/25V c0603 S VGA_V5FILT R8511 0Ohm 5% U8501 VGA_LL D 86 VGA_EN_RC VGA_TON R8501 200KOhm 1% +5VSUS @ VGA_VIN Y NC7SZ08P5X R8512 0Ohm @ R8502 249KOhm 1% Q8502 SI7326DN_T1_E3 Rdson=30mOhm/Vgs(th)=1.8V 100mil Q8501 SI7726DN-T1-GE3 Rdson=12.5mOhm/Vgs(th)=2.6V C8501 0.033UF/16V R2.0 D GND Close to MOSFET Freq=300KHZ B 48,76 GPU_PWRON C8507 5.6PF/50V c0402 D8501 BAT54CW 76,81,82,83,84,91 SUSB#_PWR 5 U8502 A VCC VGA_VID1 SGND_VGA GPU_VID1 2 Total count: 27 pcs R8509 5.62KOHM 1% 75 Q8504A UM6K1N B B J8501 @ SHORT_PIN VGA_VID0 SGND_VGA SGND_VGA GPU_VID0 75 Q8504B UM6K1N SGND_VGA GPU_VID0 A GPU_VID1 +VGA_VCORE H H 1.17V H L 1.09V L L 0.9V L H 1.17V A Title :POWER_I/O_VGA ASUSTeK COMPUTER INC NB Size B Morris/Eric Project Name Rev UX50 Date: Tuesday, March 31, 2009 Engineer: 1.0 Sheet 85 of 97 D D VFB=0.75V R8606 9.31KOhm 1% 2 J8606 SHORT_PIN C8604 10UF/25V c1206_h75 C 2 40mil + C8602 0.1UF/10V c0402 1.1V_OUT_SENSOR 1.1V_VFB 1.1V_DRVL OCP=4.5A G C8607 220PF/50V c0402 +1.1VSG Imax=3A SHORT_PIN S +5VSUS 92 +1.1VS_PWRGD SGND_1.1VS 320mil I ripple=2.468A J8607 SGND_1.1VS JP8601 3MM_OPEN_5MIL @ 1 2 320mil C 2 C8601 1UF/10V c0402 AC_BAT_SYS +1.1VO L8601 2.2UH Irat=8A 5 D R8604 300Ohm 5% U8601 1.1V_V5FILT C8605 0.1UF/25V c0603 SGND_1.1VS 1.1V_VBST GND2 15 EN_PSV VBST 14 1.1V_DRVH 13 40mil TON DRVH 1.1V_LL 40mil VOUT LL 12 1.1V_TRIP V5FILT TRIP 11 VFB V5DRV 10 R8607 PGOOD DRVL 3.48KOhm GND1 PGND 1% SGND_1.1VS TPS51117RGYR G C8603 0.033UF/16V c0402 @ S +5VSUS 1.1V_TON Q8601 SI7326DN_T1_E3 Rdson=30mOhm/Vgs(th)=1.8V 1.1V_EN R8602 0Ohm 5% 1 VGA_EN_RC R8603 249KOhm 1% D 85 @ 1.1V_VIN Close to MOSFET Freq=300KHZ Q8602 SI7726DN-T1-GE3 Rdson=12.5mOhm/Vgs(th)=2.6V 120mil JP8602 1MM_OPEN_5MIL @ 1 2 20mil C8606 5.6PF/50V c0402 CE8601 220UF/2V ESR=15mOhm/Ir=2.7A 1.1V_DIS D8601 BAT54CW @ R8605 20KOhm 1% J8605 @ SHORT_PIN SGND_1.1VS SGND_1.1VS B B A A Title : POWER_I/O_1.1VS ASUSTeK COMPUTER INC NB Size Date: Tuesday, March 31, 2009 Morris/Eric Project Name Custom Engineer: Rev UX50 1.0 Sheet 86 of 97 D D C C B B A A Title Size A Date: Document Number Tuesday, March 31, 2009 Rev Sheet 87 of 97 2 1 C8804 10UF/25V c1206_h75 2 L8801 4.7UH Irat=3.69A 0402 CHG_ADJ3 B CHG_CSIN CHG_CELLS +BAT C8829 0.01UF/25V c0402 CHG_EN 30 C8811 0.1UF/25V c0603 CELLS_SEL Q8808B UM6K1N SGND_CHG CLOSE TO Pin 12 & 13 BATSEL_0 30 BATSEL_1 30 SGND_CHG Q8808A UM6K1N 1 C8813 0.1UF/10V c0402 2 R8811 33KOhm 1% 1 C8812 0.1UF/10V c0402 2 R8812 10KOhm 0.1% 1 J8805 @ SHORT_PIN C8828 0.01UF/25V c0402 100KOHM RN8802D 100KOHM C8808 10UF/25V c1206_h75 CHG_CSIP RN8802C C8827 1000PF/50V c0603 SNB_CHG 1 R8830 2.2Ohm r0603_h24 +Bat JP8802 SHORT_PIN 1 C8818 1UF/10V c0402 160mil 20mOHM 1% 40mil CHG_ENBLE# R8802 2BAT_RSENS 1 D2 N C8805 10UF/25V c1206_h75 G2 JP8807 SHORT_PIN D1 D2 S2 JP8801 SHORT_PIN 3 D1 N SL8802 R8813 20KOhm 0.1% G1 40mil 40mil 17 18 19 20 21 22 23 24 R8815 4.7KOhm 1% CHG_VREF S1 R8814 13.7KOhm 0.1% CHG_COMP3 CHG_CS CHG_RT C8815 0.01UF/16V C8814 3300PF/25V c0402 c0402 CHG_COMP3_C R8831 2.2Ohm 5% CHG_CB CHG_HG CHG_LX CHG_VB CHG_LG 2 33 32 31 30 29 28 27 26 25 GND2 CTL2 CB OUT1 LX VB OUT2 PGND CELLS C Q8802 SI7224DN-T1-GE3 C8802 0.1UF/25V c0603 D8802 FS1J4TP U8801 MB39A132 -INE1 OUTC1 OUTC2 +INC2 -INC2 ADJ2 COMP2 COMP3 +BAT @ SGND_CHG VSET_EC R8824 10KOhm 1% D8801 BAT54CW BATT ADJ3 CS RT VREF GND1 CTL1 VIN C8817 2200PF/50V c0402 CHG_OUTC3 2 CHG_COMP2 C8820 0.1UF/10V c0402 SGND_CHG AC_BAT_SYS CHG_-INE3_C CHG_ISET CHG_-INE3_R 160mil CHG_VBST 10 11 12 13 14 15 16 1CHG_-INE1 SGND_CHG TO VCC(PIN 1) C8816 120PF/50V c0402 COMP1 ADJ1 -INE3 ACOK ACIN +INC1 -INC1 VCC T8801 TPC28T CHG_CSIP CHG_CSIN Charge Voltage ADJ C8807 10UF/25V c1206_h75 JP8804 JP8803 R8816 1KOhm 1% R8820 1KOhm 1% SGND_CHG C8810 CLOSE 0.1UF/25V c0603 CHG_COMP1 C8819 0.01UF/16V c0402 R8826 20KOhm 1% B C8821 0.01UF/25V c0402 CHG_CSSP CHG_CSSN 1 CHG_COMP1_R R8819 16.9KOhm 1% 30 SHORT_PIN 0402 C8822 0.01UF/25V c0402 CHG_-INE3 ISET_EC R8837 100KOhm 1% 30 320mil SGND_CHG ADP>=17.5V R8823 10KOhm 1% CHG_TOTALPWR R8818 10KOhm 1% Charge Current ADJ SEL_EN CHG_ACIN SGND_CHG 65W:R8822=39.2Kohm 90W:R8822=23.2Kohm CHG_ACIN_OK# R8822 39.2KOhm 1% D 1 CHG_ACIN_OK# A/D_DOCK_IN R8827 130KOhm 1% CHG_GATE_BQ8812B UM6K1N C Total Power ADJ Q8804 FDS4435BZ D8803 BAT54CW AC_BAT_SYS RN8801B 100KOHM CHG_VREF 320mil AC_BAT_SYS SL8801 320mil CHG_VCC Q8812A UM6K1N Q8809A UM6K1N R8801 20mOHM 1% RN8801A 100KOHM 6 RN8801C 100KOHM 2 R8803 200KOhm 1% Q8809B UM6K1N 5ACIN_OK_EN A/D_DOCK_IN RN8801D 100KOHM CHG_GATE_A RN8802A 100KOHM RN8802B 100KOHM 30,75 AC_IN_OC# C8806 0.1UF/25V c0603 2 D +3VAO SHORT_PIN CHG_PATH_19V CHG_SW_GATE G A/D_DOCK_IN S G Q8801 FDS4435BZ 240mil D D S Fsw=515KHz SGND_CHG CLOSE TO VIN(PIN 24) Power Limit = 65W PWRLIMIT_CPU +5VSUS +3VA @ C8823 4.7UF/6.3V @ BATSEL_1 R8829 CHG 100KOhm 1% TOTAL COUNT:56 PCS R8825 130KOhm @ 1% : : : Charger IC and EC Code correlation sheet Charger MAX8725 => EC CODE 200 Charger MAX17015 => EC CODE 201 Charger MB39A132 => EC CODE 202 Battery Cells U8802 @ D8804 @ LMV321IDBVR V+ 1SS355PT CHG_PWRLIMIT1 @ V1 C8826 0.1UF/16V - C8824 0.1UF/16V @ + CHG_REFIN (1.865V) CHG_-INE1 C8825 0.1UF/16V 1 R8828 100KOhm 1% @ A BATSEL_0 CELLS H H CELLS L H CELLS H L CELLS L L CELLS Size Date: A Title : CHARGER_202 ASUSTeK COMPUTER INC NB3 Custom : Engineer: Morris/Eric Project Name Rev UX50 1.0 Tuesday, March 31, 2009 Sheet 88 of 97 D D C C B B A A Title Size A Date: Document Number Tuesday, March 31, 2009 Rev Sheet 89 of 97 BATTERY IN DETECT D D C C B B A A Title : POWER_DETECT ASUSTeK COMPUTER INC NB Size Morris/Eric Project Name Custom Date: Engineer: Rev UX50 1.0 Tuesday, March 31, 2009 Sheet 90 of 97 D D SUSB#_PWR POWER +1.8VS C9103 0.1UF/10V c0402 +1.8V 120mil R9101 1% 100KOhm 1V8_RC 2 120mil Q9101 SI7326DN_T1_E3 S D G C C9101 0.1UF/10V c0402 C SUSC#_PWR POWER (2A) Q9103 SI7224DN-T1-GE3 120mil N G1 S2 N G2 D2 D2 C9104 0.1UF/10V c0402 D1 +3VSUS C9108 0.033UF/16V c0402 (2A) D2 G1 S2 N G2 +5VS (2A) +12VS 5VS_RC N D2 +3VS R9102 1% 100KOhm 3VS_RC D1 120mil R9105 1% 39KOHM +5VSUS 120mil S1 D1 60mil C9107 0.033UF/16V c0402 S1 D1 Q9102 SI7224DN-T1-GE3 80mil +5V B +12V 47K 10K B B 47K R9107 100KOhm 1% 10K R9104 100KOhm 1% C E B B Q9107 UMC4N C E 1 47K 47K 76,81,82,83,84,85 SUSB#_PWR 81,83 SUSC#_PWR +12VS 47K E C 20mil B 20mil 47K Q9104 20mil +12VSUS (0.9A) 20mil +12VSUS E C9106 0.033UF/16V c0402 (0.5A) C9109 0.033UF/16V c0402 C +12V R9103 1% 20KOhm +3V C9105 0.1UF/10V c0402 1 1 80mil C9110 0.1UF/10V c0402 R9106 1% 10KOhm 5V_RC 3V_RC C9102 0.1UF/10V c0402 UMC4N A A Title :POWER_LOAD SWITCH ASUSTeK COMPUTER INC NB Size Total count: 20 pcs B Morris/Eric Project Name Rev UX50 Date: Tuesday, March 31, 2009 Engineer: 1.0 Sheet 91 of 97 POWER GOOD DETECTER D D +3VSUS +3VS SUSB_EC# EC 30,57,81 SUSB_EC# FORCE_OFF# 5,31,81 D9202 BAT54CW +3VSUS 83 DDR_PWRGD J9201 SHORTPIN B GND Q9201B C UM6K1N ALL_PWRGD2 Y NC7SZ08P5X BAT54CW 22,30,81 SUS_PWRGD D9201 FORCE_OFF_EN Q9201A UM6K1N U9201 A VCC C9201 2.2UF/6.3V c0603 C R9203 560KOhm r0402_h16 1% 1 R9201 100KOhm 5% @ RN9201B 100KOHM ALL_SYSTEM_PWRGD 30 RN9201A 100KOHM J9202 80,82 +VCCP_PWRGD SHORTPIN J9203 84 +1.5VS_PWRGD SHORTPIN R9204 0Ohm 5% @ 86 +1.1VS_PWRGD B +3VS R9205 0Ohm 5% @ Intersil(Vcore) must chsnge to 2.2K ohm 85 +VGA_PWRGD R9202 100KOhm 5% B 22,30,80 VRM_PWRGD Total count: pcs A A Title :POWER_PROTECT ASUSTeK COMPUTER INC NB Size B Morris/Eric Project Name Rev UX50 Date: Tuesday, March 31, 2009 Engineer: 1.0 Sheet 92 of 97 D D AC_BAT_SYS AC_BAT_SYS +BAT 68,88 +3VAO +3VAO 81,88 +5VA +5VA 81 +3VA +3VA 20,30,31,56,68,81,88 +5VAO +5VAO 81 +5VO +5VO 81 +5VSUS +5VSUS 23,68,80,81,82,83,85,86,88,91 +5V 31,57,67,68,91 +5VS +5VS 23,45,47,48,51,57,68,80,84,91 +3VO +3VO 76,81 +3VSUS +3VSUS 20,21,22,23,30,33,57,68,76,81,85,91,92 +3V 44,46,48,57,67,68,70,91 +3VS 7,8,11,12,15,17,21,22,23,24,29,30,31,45,46,47,48,50,51,57,68,80,91,92 +BAT +5V C 46,80,81,82,83,85,86,88 +3V +3VS +12VSUS +12V +12VS +12VSUS 76,81,91 +12V 68,91 +12VS 22,46,48,51,67,91 +1.8VO +1.8VO 83,84 +1.8V +1.8V 7,8,11,14,57,76,83,91 +1.8VS +1.8VS 15,91 +0.9VS +0.9VS 9,57,83 +0.9VO +0.9VO 83 +1.05VO +1.05VO 82 +VCCP +VCCP 3,4,5,10,11,12,14,15,20,23,29,57,76,82 +1.5VO +1.5VO 84 +1.5VS +1.5VS 4,15,20,23,57,84 C B B +VCORE +VCORE 4,5,80 +VCCP +VCCP 3,4,5,10,11,12,14,15,20,23,29,57,76,82 +1.05VO +1.05VO 82 +1.1VSG +1.1VSG 70,71,73,74,76,86 +VGA_VCORE +VGA_VCORE 70,85 A/D_DOCK_IN A/D_DOCK_IN 60,88 Total sum count: 236 pcs A A ASUSTeK COMPUTER INC NB Size POWER_SIGNAL Morris/Eric Project Name Custom Date: Title : Engineer: Rev UX50 1.0 Tuesday, March 31, 2009 Sheet 93 of 97 UX50 Non-IAMT D Design rating D AC_BAT_SYS SUSC#_PWR +12VSUS SUSB#_PWR +3VO +5VO +5VAO +12V (10mA) UMC4N (SWITCH) +12VS (10mA) (5mA) +3VSUS (0.75A) SUSC#_PWR SI7326 (SWITCH) +3V (1.26A) SUSB#_PWR SI7326 (SWITCH) +3VS (3.96A) (3A) +5VSUS (0.002A) SUSC#_PWR SI7326 (SWITCH) +5V (1.7A) SUSB#_PWR SI7326 (SWITCH) +5VS (4.102A) +5VA(LDO5) (0.01A) +3VAO (0.13A) +VCCP (17.5A) (6A) +1.5VS (3.58A) (2A) +1.8V (9.7A) +1.8VS (6.49A) +0.9VS (1.01A) RT8206 VSUS_ON UMC4N (SWITCH) (3A) C C FORCE_OFF# SUS_PWRGD SIP21108 SUSB#_PWR +1.05VO TPS51117 +VCCP_PWRGD +5VSUS +5VS SUSB#_PWR SUSC#_PWR APE8953 +1.8VO TPS51116 (6A) DDR_PWRGD +5VSUS SUSB#_PWR SI7326 (SWITCH) +0.9VO (1A) B B SUSB#_PWR +VGA_VCORE TPS51117 +VGA_VCORE (11A) (6A) +1.1VS (3.5A) (3A) +VCORE (18A) (4A) +VGA_PWRGD +5VSUS SUSB#_PWR +1.1VS TPS51117 +1.1VS_PWRGD +5VSUS A A MAX8796 +5VS CPU_VRON VRM_PWRGD,CLK_EN# VR_VID0~VR_VID6, H_DPRSTP#, MCH_OK, PM_DPRSLPVR,PM_PSI#, VCCSENSE,VSSSENSE,STP_CPU#, PWR_MON Title : POWER_FLOWCHART ASUSTeK COMPUTER INC NB Size Custom Date: Engineer: Morris/Eric Project Name Rev UX50 Tuesday, March 31, 2009 1.0 Sheet 94 of 97 D D C C B B A Title : POWER_CHARGER ASUSTeK COMPUTER INC NB3 Size Project Name A Rev UX50 Date: Tuesday, March 31, 2009 Engineer: Eric_Ho 1.0 Sheet 95 of 97 A Rev Date 1.00 1.10 Description First Release! 02/08/2009 Change net ALS_AD to J6801 (Page 68) Change RTC circuit from small board to M/B (Page 20) Add net CLK_PCIE_VGA and CLK_PCIE_VGA#.(Page 29) D D Add pull-up for SMBus.(Page 22) Add ITP connector (Page 03,29) Add MOS for dGPU power (Page 76) 02/10/2009 Change LAN PCIE to port (Page 21) Add AL_LED# to control ambient light LED (Page 30,68) Change C7036 to 4.7UF (Page 70) 10 Swapping DDR2 nets (Page 09,29,74) 02/11/2009 11 Add USB port for WiMax (Page 68,21) 12 Remove test point for layout (Page 30) 2.00 C 02/16/2009 13 Change 8pF cap for 32.768KHz crystal (Page 20,30) 02/17/2009 14 Swap J6801 BAT pins (Page 68) 03/04/2009 Remove D4503 for HDA issue (Page 45) 03/09/2009 Add HDMI hot plug detect in iGPU mode (Page 48) 03/09/2009 Add C6805 for EMI (Page 68) 03/12/2009 Change HDMI hot plug detect pin to EC GPI6 (Page 30,48) 03/12/2009 Add CE0502 for CPU SU9600 hang issue (Page 5) 03/12/2009 Pull up backligh enable pin tto +3VS_LCD from +3VS (Page 46) 03/16/2009 Swap RN2917 (Page 29) 03/18/2009 Change R7301 to 120ohm (Page 73) C B B A A Title : HISTORY Engineer: Size Custom Date: Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0 Sheet 96 of 97 Reset IC D +5VA AC_BAT_SYS +3VA_EC +3VA +3VA_EC PM_RSMRST# VSUS_ON EC_CLK_EN +3V +5V +12V 10 B SUSB_ON 11 To EC ICH9 SLP_S3# VRMPWRGD CL_PWROK PWROK PLT_RST# 16 16 C 17 H_CPURST# 15 ICH9_PWROK Diamondville GM 45 CL_PWROK PWROK 12 +0.75VS +1.5VS +1.8VS +VCCP +3VS +5VS +12VS Delay 99ms VRM_PWRGD SUSC_ON D SLP_S4# SUSB_ON SUSC_ON VSUS_GD# C 13 ALL_SYSTEM_PWRGD +3VSUS +5VSUS +12VSUS Power On SWITCH PM_PWRBTN# EC IT8512 H_PWRGD PWRSW#_EC 14 B CLK_PWRGD CLK Gen CLK_PWRGD asserted when both PM_SUSB# and VRM_PWRGD are high Power On Sequence CPU_VRON +VCORE 17 A A Title : Engineer: Size Custom Date: POWER SEQUENCE Tony Su Project Name Rev UX50 Tuesday, March 31, 2009 1.0 Sheet 97 of 97 ... 200 9 of 97 D D +VCORE C0 509 10UF/6.3V C05 10 10UF/6.3V C0 508 10UF/6.3V C0 507 10UF/6.3V C0 506 10UF/6.3V C0 505 10UF/6.3V C0 504 10UF/6.3V C0 503 10UF/6.3V C0 502 10UF/6.3V C0 501 10UF/6.3V CE0 502 100 UF/2.5V... PCI_REQ #0 PCI_INTB# PCI_INTF# 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 RP2 101 D 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10 10kOhm 10. .. 31, 200 9 1.0a Sheet of 97 13 M_B_DQ [0 63] C0 807 0. 1UF/10V C0 808 0. 1UF/10V D C0 806 0. 1UF/10V C0 805 0. 1UF/10V C0 804 1UF/6.3V 2 C0 803 1UF/6.3V @ C0 802 1UF/6.3V @ C0 801 10UF/6.3V D 1 +1.8V M_B_DQ[0

Ngày đăng: 22/04/2021, 17:05

w