1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Asus k42f r1 0

59 11 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 59
Dung lượng 1,4 MB

Nội dung

5 K42F SCHEMATIC For BOM Rev1.0 Power VCORE Page 80 System D Page 81 BLOCK DIAGRAM D 1.5VS & 1.05VS Page 82 DDR & VTT Page 83 HDMI HDMI AMD PARK-XT-S3 DDR3 800/1066MHz CPU PCIE x16 ARRANDALE +2.5VS DDR3 SO-DIMM Page 84 Page 16~18 CRT CRT LVDS Page 70 Page 3~6 FDI x8 LVDS LCD Panel Charger ONFI Braidwood NV_DQ DMI x4 Page 86 Detect Page 67 Page 90 CRT C Load Switch MiniCard Page 91 WLAN Shirley Peak/ Echo Peak C Power Protect Page 53 Page 92 Debug Conn Touchpad PCIE x1 LPC EC IT8500E-L MiniCard ESATA controller Page 64 Keyboard R1.1,removed TV Tuner PCH Ibex Peak-M USB PRE-ES1 SATA solution Remove when fixed Page 66 GigaLAN RJ45 HANKSVILLE SPI ROM Page 34 Page 33 Page 20~28 ExpressCard Page 43 SATA Page 45 CMOS Camera B R1.1,added INT MIC Azalia USB Port(1) Page 45 Page 35 Audio Amp Page 36 Azalia Codec Page 36 Page 40 CardReader+1394 Ricoh R5U230 Cardreader Page 40 Page 64 1.1 Page 52 HDD(2) Page 61 1.1 Page 52 eSATA 10 Page 66 NC Page 31 Clock Generator Page 68 ICS ICS9LPR362 PWM Fan Page 29 Page 57 NC USB Port(5) Page 45 A Page 60 Reset Circuit Page 50 11 DC & BATT Conn Discharge Circuit Page 19 NC OLED 3G Page 53 VID controller Finger Print 13 USB Port(4) Page 40 A Bluetooth 12 USB Port(3) Page 51 TV Tuner Page 65 HDD(1) PCIE MiniCard USB Port(2) Page 51 Page 65 1394 Page 51 Realtek ALC269 Jack Page 65 ODD B Page 45 Skew Holes Page 32 Page 65 Title : Block Diagram Engineer: ASUSTeK COMPUTER INC NB4 Size C Date: Project Name Modim Zhang Rev K42F Tuesday, November 10, 2009 1.0 Sheet 1 of 59 PCH_IBEX GPIO D C B A PCH_IBEX GPIO GPIO 00 GPIO 01 GPIO [2:5] GPIO 06 GPIO 07 GPIO 08 GPIO 09 GPIO 10 GPIO 11 GPIO 12 GPIO 13 GPIO 14 GPIO 15 GPIO 16 GPIO 17 GPIO 18 GPIO 19 GPIO 20 GPIO 21 GPIO 22 GPIO 23 GPIO 24 GPIO 25 GPIO 26 GPIO 27 GPIO 28 GPIO 29 GPIO 30 GPIO 31 GPIO 32 GPIO 33 GPIO 34 GPIO 35 GPIO 36 GPIO 37 GPIO 38 GPIO 39 GPIO 40 GPIO 41 GPIO 42 GPIO 43 GPIO 44 GPIO 45 GPIO 46 GPIO 47 GPIO 48 GPIO 49 GPIO 50 GPIO 51 GPIO 52 GPIO 53 GPIO 54 GPIO 55 GPIO 56 GPIO 57 GPIO 58 GPIO 59 GPIO 60 GPIO 61 GPIO 62 GPIO 63 GPIO 64 GPIO 65 GPIO 66 GPIO 67 GPIO 72 GPIO 73 GPIO 74 GPIO 75 Use As GPO GPO Native GPO GPO GPI Native Native GPI Native GPO GPO GPO GPO GPO Native GPO Native GPO GPO Native GPO Native Native GPO GPO Native Native Native Native GPO Native Native GPO GPI GPI GPI Native Native Native Native Native Native Native Native GPO GPO Native Native GPO GPO GPO GPO Native GPO Native Native GPO Native Native Native Native Native Native Native GPO Native GPO Native Internal & External Pull-up/down Signal Name DGPU_HPD_INTR# EXT_SMI# USB_OC5# USB_OC6# EXT_SCI# PM_LAYPHY_EN CB_SD# WLAN_ON DGPU_HOLD_RST# DGPU_PWROK CLKREQ1#_TV CLKREQ2#_WLAN WLAN_LED LDRQ1# CLKREQ3#_NEWCARD CLKREQ4# BT_LED ME_PM_SLP_LAN# ME_Sus_PwrDnAck ME_AC_PRESENT PM_CLKRUN# STP_PCI# SATA_CLK_REQ# DGPU_PWR_EN# DGPU_PRSNT# PCB_ID0 PCB_ID1 USB_OC1# USB_OC2# USB_OC3# USB_OC4# CLK_REQ5# CLK_REQ6# CLK_REQ7# CLKREQ_PEG# GPU_RST# PCI_REQ1# PCI_GNT1# CLKREQ_GLAN# BT_ON SML1_CLK USB_OC0# PM_SUS_STAT# SUS_CLK PM_SLP_S5# CLK_OUT0 CLK_OUT1 CLK_OUT2 CLK_OUT3 CLK_REQ0# SML1_DATA - Power +3VS +3VS +5VS INT TBD +3VS INT TBD +3VS EXT PU & INT PU +3VSUS EXT PU +3VSUS EXT PU +3VSUS EXT PU +3VSUS EXT PU +3VSUS +3VSUS EXT PU(DIODE DNI) +3VSUS INT PD +3VSUS +3VS EXT PD & INT TBD +3VS EXT PU(DNI)/PD +3VS +3VS EXT PU(DNI)/PD +3VS +3VS EXT PD +3VS INT PU +3VS +3VSUS EXT PU(DNI)/PD +3VSUS EXT PU (Not used) +3VSUS INT WEAK PU +3VSUS EXT PD +3VSUS EXT PU(DNI)/PD(DNI) +3VSUS EXT PU +3VSUS EXT PU +3VSUS EXT PU +3VS +3VS +3VS EXT PU/PD(DNI) +3VS EXT PU +3VS EXT PU +3VS EXT PD +3VS EXT PD +3VS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PD +3VSUS +3VS +3VS EXT PU (Not used) +5VS INT PU +3VS +5VS INT PU +3VS +5VS INT PU +3VS EXT PU(DNI)/PD +3VSUS EXT PU(DIODE) +3VSUS +3VSUS EXT PU EXT PU (Not used) +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS INT TBD +3VS INT TBD +3VS INT TBD +3VS INT TBD +3VS +3VSUS EXT PU (Not used) +3VSUS EXT PU (Not used) +3VSUS EXT PU +3VSUS INT TBD EXT PU EC IT8512 EC GPIO Use As Signal Name GPA0 GPA1 GPA2 GPA3 GPA4 GPA5 GPA6 GPA7 GPB0 GPB1 GPB2 GPB3 GPB4 GPB5 GPB6 GPB7 GPC0 GPC1 GPC2 GPC3 GPC4 GPC5 GPC6 GPC7 GPD0 GPD1 GPD2 GPD3 GPD4 GPD5 GPD6 GPD7 GPE0 GPE1 GPE2 GPE3 GPE4 GPE5 GPE6 GPE7 GPF0 GPF1 GPF2 GPF3 GPF4 GPF5 GPF6 GPF7 GPG0 GPG1 GPG2 GPG6 GPH0 GPH1 GPH2 GPH3 GPH4 GPH5 GPH6 GPI0 GPI1 GPI2 GPI3 GPI4 GPI5 GPI6 GPI7 GPJ0 GPJ1 GPJ2 GPJ3 GPJ4 GPJ5 O O PWR_LED# CHG_LED# LCD_BL_PWM FAN0_PWM SUSC_EC# SUSB_EC# SMB0_CLK SMB0_DAT A20GATE RC_IN# PM_RSMRST# SMB1_CLK SMB1_DAT PM_PWRBTN# AC_IN_OC# OP_SD# BAT1_IN_OC# RFON_SW# PM_SUSC# BUF_PLT_RST# EXT_SCI# EXT_SMI# LCD_BACKOFF# FAN0_TACH VSUS_ON EGAD (IT8301 Address/Data connect) EGCS (IT8301 Cycle Start connect) EGCLK (IT8301 Clock connect) PWR_SW# LID_SW# CAP_ACK# EXP_GATE# TP_CLK TP_DAT THRO_CPU PM_SUSB# PM_CLKRUN# GFX_VR_ON BAT_LEARN NUM_LED# CAP_LED# SUS_PWRGD ALL_SYSTEM_PWRGD VRM_PWRGD GFX_VR ALS_AD CPU_VRON PM_PWROK VSET_EC ISET_EC TP_LED - O O O O IO IO O O O IO IO O I I I I I O O O I O O O O I I I I I IO O I IO O O O O I I I I I O O O O O EC IT8301 EC GPIO Use As Signal Name I I GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 GPIO26 GPIO27 GPIO28 GPIO29 GPIO30 GPIO31 GPIO32 GPIO33 GPIO34 GPIO35 GPIO36 GPIO37 ME_PM_SLP_M# ME_SusPwrDnAck ME_+VM_PWRGD ME_PM_SLP_LAN# ME_AC_PRESENT ME_PWROK ME_SLP_M_EC# - I I O O O D C SM_BUS ADDRESS : PCH Master SM-Bus Device SM-Bus Address Clock Generator(ICS9LPR362) 1101001x ( D2 ) SO-DIMM 1010000x ( A0 ) SO-DIMM 1010001x ( A2 ) VID Controller(ASM8272) 0011011x ( 36 ) WiFi/WiMax N/A B EC Master (SMB1) SM-Bus Device SM-Bus Address CPU Thermal Sensor(G780) 1001100x ( 98 ) VGA Thermal IC(G781-1) 1001101x ( 9A ) PCIE Minicard TV Tuner USB USB Port (1) PCIE Minicard WLAN USB USB Port (2) PCIE Newcard USB USB Port (3) USB USB Port (4) USB CMOS Camera PCIE PCIE PCIE ESATA (for pre-ES1) GLAN USB NewCard PCIE USB Minicard TV Tuner PCIE USB USB USB WLAN A SATA SATA HDD (1) USB 10 SATA1 SATA ODD USB 11 SATA4 SATA HDD (2) USB 12 Bluetooth SATA5 ESATA USB 13 Finger Printer Title : System Setting Engineer: ASUSTeK COMPUTER INC NB4 Size C Date: Project Name Modim Zhang Rev K42F Tuesday, November 10, 2009 1.0 Sheet of 59 U0301A DMI_TX#[0] DMI_TX#[1] DMI_TX#[2] DMI_TX#[3] 14 14 14 14 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 D25 F24 E23 G23 DMI_TX[0] DMI_TX[1] DMI_TX[2] DMI_TX[3] FDI_TXN[7:0] E22 D21 D19 D18 G21 E19 F21 G18 FDI_TX#[0] FDI_TX#[1] FDI_TX#[2] FDI_TX#[3] FDI_TX#[4] FDI_TX#[5] FDI_TX#[6] FDI_TX#[7] FDI_TXP0 FDI_TXP1 FDI_TXP2 FDI_TXP3 FDI_TXP4 FDI_TXP5 FDI_TXP6 FDI_TXP7 D22 C21 D20 C18 G22 E20 F20 G19 FDI_TX[0] FDI_TX[1] FDI_TX[2] FDI_TX[3] FDI_TX[4] FDI_TX[5] FDI_TX[6] FDI_TX[7] F17 E17 FDI_FSYNC[0] FDI_FSYNC[1] 14 FDI_FSYNC0 14 FDI_FSYNC1 C17 FDI_INT 14 FDI_LSYNC0 14 FDI_LSYNC1 F18 D17 FDI_LSYNC[0] FDI_LSYNC[1] C For Intel GFX display PEG_TX#[0] PEG_TX#[1] PEG_TX#[2] PEG_TX#[3] PEG_TX#[4] PEG_TX#[5] PEG_TX#[6] PEG_TX#[7] PEG_TX#[8] PEG_TX#[9] PEG_TX#[10] PEG_TX#[11] PEG_TX#[12] PEG_TX#[13] PEG_TX#[14] PEG_TX#[15] L33 M35 M33 M30 L31 K32 M29 J31 K29 H30 H29 F29 E28 D29 D27 C26 PEG_TX[0] PEG_TX[1] PEG_TX[2] PEG_TX[3] PEG_TX[4] PEG_TX[5] PEG_TX[6] PEG_TX[7] PEG_TX[8] PEG_TX[9] PEG_TX[10] PEG_TX[11] PEG_TX[12] PEG_TX[13] PEG_TX[14] PEG_TX[15] L34 M34 M32 L30 M31 K31 M28 H31 K28 G30 G29 F28 E27 D28 C27 C25 1% 20Ohm H_COMP3 AT23 COMP3 R0304 1% 20Ohm H_COMP2 AT24 COMP2 R0305 1% 49.9Ohm H_COMP1 G16 COMP1 R0306 1% 49.9Ohm H_COMP0 AT26 COMP0 +VTT_CPU For EC request, to read PECI via EC Connection: R0317.2 >Q0301.1 >U3001.118 R0307 17 1TP_SKTOCC# T0301 49.9Ohm H_CATERR# AK14 1% AH24 AT15 H_PECI H_PROCHOT_S# AN26 AK15 24 H_THRMTRIP# H_XDPRST# 14 PM_SYNC# CATERR# PECI PROCHOT# THERMTRIP# AP26 RESET_OBS# AL15 PM_SYNC AN14 VCCPWRGOOD_1 AN27 7,17 H_CPUPWRGD SKTOCC# VCCPWRGOOD_0 14 H_DRAM_PWRGD AK13 SM_DRAMPWROK 24 H_VTTPWRGD AM15 VTTPWRGOOD AM26 TAPPWRGOOD AL14 RSTIN# H_PWRGD_XDP R0318 16,22,24,28,39 BUF_PLT_RST# 1.5KOhm PLT_RST#_R 1% PWR MANAGEMENT FDI_INT 14 J35 H34 H33 F35 G33 E34 F32 D34 F33 B33 D31 A32 C30 A28 B29 A30 U0301B R0303 THERMAL FDI_TXP[7:0] FDI_TXN0 FDI_TXN1 FDI_TXN2 FDI_TXN3 FDI_TXN4 FDI_TXN5 FDI_TXN6 FDI_TXN7 PEG_RX[0] PEG_RX[1] PEG_RX[2] PEG_RX[3] PEG_RX[4] PEG_RX[5] PEG_RX[6] PEG_RX[7] PEG_RX[8] PEG_RX[9] PEG_RX[10] PEG_RX[11] PEG_RX[12] PEG_RX[13] PEG_RX[14] PEG_RX[15] R0370,R0371,R0372 near U0301 BCLK BCLK# CLOCKS D24 G24 F23 H23 Main Board D A16 B16 BCLK_CPU_P_PCH BCLK_CPU_N_PCH BCLK_ITP BCLK_ITP# AR30 AT30 PEG_CLK PEG_CLK# E16 D16 DPLL_REF_SSCLK DPLL_REF_SSCLK# A18 A17 SM_DRAMRST# SM_RCOMP[0] SM_RCOMP[1] SM_RCOMP[2] DDR3 MISC DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 K35 J34 J33 G35 G32 F34 F31 D35 E33 C33 D32 B32 C31 B28 B30 A31 750Ohm JTAG & BPM 14 14 14 14 PEG_RX#[0] PEG_RX#[1] PEG_RX#[2] PEG_RX#[3] PEG_RX#[4] PEG_RX#[5] PEG_RX#[6] PEG_RX#[7] PEG_RX#[8] PEG_RX#[9] PEG_RX#[10] PEG_RX#[11] PEG_RX#[12] PEG_RX#[13] PEG_RX#[14] PEG_RX#[15] 49.9Ohm 1% R0319 1% 750Ohm DMI_RX[0] DMI_RX[1] DMI_RX[2] DMI_RX[3] 1% PM_EXT_TS#[0] PM_EXT_TS#[1] CLK_ITP_BCLK CLK_ITP_BCLK# CLK_DMI_PCH CLK_DMI#_PCH CLKDREF CLKDREF# R0366 R0367 13 13 1KOhm 1KOhm F6 M_DRAMRST# 8,9 AL1 SM_RCOMP0 AM1 SM_RCOMP1 AN1 SM_RCOMP2 AN15 AP15 TCK TMS TRST# AN28 AP28 AT27 TDI TDO TDI_M TDO_M AT29 AR27 AR29 AP29 DBR# AN25 R0331 R0332 R0333 1% 1% 1% 1 100Ohm 24.9Ohm 130Ohm PM_EXTTS#0 8,9 PM_EXTTS#1 +VTT_CPU RN0301A RN0301B PRDY# AT28 AP27 PREQ# BPM#[0] BPM#[1] BPM#[2] BPM#[3] BPM#[4] BPM#[5] BPM#[6] BPM#[7] 17 17 10KOhm 10KOhm XDP_TDI_R XDP_TDO_R XDP_TDI_M XDP_TDO_M RN0301C 10KOhm RN0301D 10KOhm XDP_PRDY# XDP_PREQ# IPU XDP_TCLK XDP_TMS XDP_TRST# IPU IPU IPU IPU IPU C XDP_DBRESET# 7,14 XDP_OBS[7:0] XDP_OBS0 XDP_OBS1 XDP_OBS2 XDP_OBS3 XDP_OBS4 XDP_OBS5 XDP_OBS6 XDP_OBS7 AJ22 AK22 AK24 AJ24 AJ25 AH22 AK23 AH23 IPU SOCKET989 C0304 @ 0.1UF/10V B24 D23 B23 A22 1 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 B26 PEG_IRCOMP_R R0301 A26 B27 R0302 A25 EXP_RBIAS 14 14 14 14 PEG_ICOMPI PEG_ICOMPO PEG_RCOMPO PEG_RBIAS PCI EXPRESS GRAPHICS DMI_RX#[0] DMI_RX#[1] DMI_RX#[2] DMI_RX#[3] Intel(R) FDI 14 A24 C23 B22 A21 MISC 14 DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 DMI D 14 14 14 14 SOCKET989 +VTT_CPU B @ 2 @ 68OHM XDP_TMS R0345 @ 51Ohm XDP_TDI_R R0346 @ 51Ohm XDP_PREQ# R0347 @ 51Ohm XDP_TCLK R0348 @ 51Ohm R0354 1% 49.9Ohm JTAG MAPPING 0.1UF/10V H_DRAM_PWRGD C0302 @ 0.1UF/10V H_VTTPWRGD C0303 @ 0.1UF/10V XDP_TRST# XDP_TDI_R R0349 /XDP 0Ohm XDP_TDI XDP_TDO_M R0350 0Ohm XDP_TDO @ C0301 R0313 B R0351 0Ohm /XDP H_CPUPWRGD H_XDPRST# XDP_TDI_M R0352 @ 0Ohm XDP_TDO_R R0353 /XDP 0Ohm DRAMPWROK: (WW35 MoW) Choose either one solution: >Choose solution +VTT_CPU R0322 68OHM This pin should have an external pull-up of 1K Ohms to 10K Ohms to a rail of 1.05/1.1V which is ON in S0-S3 Connect this pin through a voltage divider circuit; recommend 4.75K Ohms pull-up to DDR3 Power Rail (VDDQ) of +V1.5U and a 12K Ohms pull-down to ground to convert to processor’s VTT level +1.5V H_PROCHOT_S# Q0301 2N7002 11 D H_DRAM_PWRGD R0320 1% 1.1KOHM A S THRO_CPU 22 A 2 R0321 1% 3KOhm G Title : ASUSTeK COMPUTER INC NB1 Size C Date: Project Name Engineer: CPU(1)_DMI,PEG,FDI,CLK,MISC Modim Zhang Rev K42F Thursday, November 12, 2009 1.0 Sheet of 59 Main Board U0301C U0301D M_A_DQ[63:0] C B SA_DQ[0] SA_DQ[1] SA_DQ[2] SA_DQ[3] SA_DQ[4] SA_DQ[5] SA_DQ[6] SA_DQ[7] SA_DQ[8] SA_DQ[9] SA_DQ[10] SA_DQ[11] SA_DQ[12] SA_DQ[13] SA_DQ[14] SA_DQ[15] SA_DQ[16] SA_DQ[17] SA_DQ[18] SA_DQ[19] SA_DQ[20] SA_DQ[21] SA_DQ[22] SA_DQ[23] SA_DQ[24] SA_DQ[25] SA_DQ[26] SA_DQ[27] SA_DQ[28] SA_DQ[29] SA_DQ[30] SA_DQ[31] SA_DQ[32] SA_DQ[33] SA_DQ[34] SA_DQ[35] SA_DQ[36] SA_DQ[37] SA_DQ[38] SA_DQ[39] SA_DQ[40] SA_DQ[41] SA_DQ[42] SA_DQ[43] SA_DQ[44] SA_DQ[45] SA_DQ[46] SA_DQ[47] SA_DQ[48] SA_DQ[49] SA_DQ[50] SA_DQ[51] SA_DQ[52] SA_DQ[53] SA_DQ[54] SA_DQ[55] SA_DQ[56] SA_DQ[57] SA_DQ[58] SA_DQ[59] SA_DQ[60] SA_DQ[61] SA_DQ[62] SA_DQ[63] 8 M_A_BS0 M_A_BS1 M_A_BS2 AC3 AB2 U7 SA_BS[0] SA_BS[1] SA_BS[2] 8 M_A_CAS# M_A_RAS# M_A_WE# AE1 AB3 AE9 SA_CAS# SA_RAS# SA_WE# AA6 AA7 P7 M_CLK_DDR0 M_CLK_DDR#0 M_CKE0 D M_B_DQ[63:0] SA_CK[1] SA_CK#[1] SA_CKE[1] Y6 Y5 P6 M_CLK_DDR1 M_CLK_DDR#1 M_CKE1 SA_CS#[0] SA_CS#[1] AE2 AE8 M_CS#0 M_CS#1 8 SA_ODT[0] SA_ODT[1] AD8 AF9 M_ODT0 M_ODT1 8 SA_DM[0] SA_DM[1] SA_DM[2] SA_DM[3] SA_DM[4] SA_DM[5] SA_DM[6] SA_DM[7] B9 D7 H7 M7 AG6 AM7 AN10 AN13 M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7 SA_DQS#[0] SA_DQS#[1] SA_DQS#[2] SA_DQS#[3] SA_DQS#[4] SA_DQS#[5] SA_DQS#[6] SA_DQS#[7] C9 F8 J9 N9 AH7 AK9 AP11 AT13 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7 SA_DQS[0] SA_DQS[1] SA_DQS[2] SA_DQS[3] SA_DQS[4] SA_DQS[5] SA_DQS[6] SA_DQS[7] C8 F9 H9 M9 AH8 AK10 AN11 AR13 M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 SA_MA[0] SA_MA[1] SA_MA[2] SA_MA[3] SA_MA[4] SA_MA[5] SA_MA[6] SA_MA[7] SA_MA[8] SA_MA[9] SA_MA[10] SA_MA[11] SA_MA[12] SA_MA[13] SA_MA[14] SA_MA[15] Y3 W1 AA8 AA3 V1 AA9 V8 T1 Y9 U6 AD4 T2 U3 AG8 T3 V9 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 M_A_A15 M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63 M_A_DM[7:0] M_A_DQS#[7:0] M_A_DQS[7:0] 8 M_A_A[15:0] B5 A5 C3 B3 E4 A6 A4 C4 D1 D2 F2 F1 C2 F5 F3 G4 H6 G2 J6 J3 G1 G5 J2 J1 J5 K2 L3 M1 K5 K4 M4 N5 AF3 AG1 AJ3 AK1 AG4 AG3 AJ4 AH4 AK3 AK4 AM6 AN2 AK5 AK2 AM4 AM3 AP3 AN5 AT4 AN6 AN4 AN3 AT5 AT6 AN7 AP6 AP8 AT9 AT7 AP9 AR10 AT10 SB_DQ[0] SB_DQ[1] SB_DQ[2] SB_DQ[3] SB_DQ[4] SB_DQ[5] SB_DQ[6] SB_DQ[7] SB_DQ[8] SB_DQ[9] SB_DQ[10] SB_DQ[11] SB_DQ[12] SB_DQ[13] SB_DQ[14] SB_DQ[15] SB_DQ[16] SB_DQ[17] SB_DQ[18] SB_DQ[19] SB_DQ[20] SB_DQ[21] SB_DQ[22] SB_DQ[23] SB_DQ[24] SB_DQ[25] SB_DQ[26] SB_DQ[27] SB_DQ[28] SB_DQ[29] SB_DQ[30] SB_DQ[31] SB_DQ[32] SB_DQ[33] SB_DQ[34] SB_DQ[35] SB_DQ[36] SB_DQ[37] SB_DQ[38] SB_DQ[39] SB_DQ[40] SB_DQ[41] SB_DQ[42] SB_DQ[43] SB_DQ[44] SB_DQ[45] SB_DQ[46] SB_DQ[47] SB_DQ[48] SB_DQ[49] SB_DQ[50] SB_DQ[51] SB_DQ[52] SB_DQ[53] SB_DQ[54] SB_DQ[55] SB_DQ[56] SB_DQ[57] SB_DQ[58] SB_DQ[59] SB_DQ[60] SB_DQ[61] SB_DQ[62] SB_DQ[63] 9 M_B_BS0 M_B_BS1 M_B_BS2 AB1 W5 R7 SB_BS[0] SB_BS[1] SB_BS[2] 9 M_B_CAS# M_B_RAS# M_B_WE# AC5 Y7 AC6 SB_CAS# SB_RAS# SB_WE# DDR SYSTEM MEMORY - B M_A_DQ0 A10 M_A_DQ1 C10 M_A_DQ2 C7 M_A_DQ3 A7 M_A_DQ4 B10 M_A_DQ5 D10 M_A_DQ6 E10 M_A_DQ7 A8 M_A_DQ8 D8 M_A_DQ9 F10 M_A_DQ10 E6 M_A_DQ11 F7 M_A_DQ12 E9 M_A_DQ13 B7 M_A_DQ14 E7 M_A_DQ15 C6 M_A_DQ16 H10 M_A_DQ17 G8 M_A_DQ18 K7 M_A_DQ19 J8 M_A_DQ20 G7 M_A_DQ21 G10 M_A_DQ22 J7 M_A_DQ23 J10 M_A_DQ24 L7 M_A_DQ25 M6 M_A_DQ26 M8 M_A_DQ27 L9 M_A_DQ28 L6 M_A_DQ29 K8 M_A_DQ30 N8 M_A_DQ31 P9 M_A_DQ32 AH5 M_A_DQ33 AF5 M_A_DQ34 AK6 M_A_DQ35 AK7 M_A_DQ36 AF6 M_A_DQ37 AG5 M_A_DQ38 AJ7 M_A_DQ39 AJ6 M_A_DQ40 AJ10 M_A_DQ41 AJ9 M_A_DQ42 AL10 M_A_DQ43 AK12 M_A_DQ44 AK8 M_A_DQ45 AL7 M_A_DQ46 AK11 M_A_DQ47 AL8 M_A_DQ48 AN8 M_A_DQ49 AM10 M_A_DQ50 AR11 M_A_DQ51 AL11 M_A_DQ52 AM9 M_A_DQ53 AN9 M_A_DQ54 AT11 M_A_DQ55 AP12 M_A_DQ56 AM12 M_A_DQ57 AN12 M_A_DQ58 AM13 M_A_DQ59 AT14 M_A_DQ60 AT12 M_A_DQ61 AL13 M_A_DQ62 AR14 M_A_DQ63 AP14 DDR SYSTEM MEMORY A D SA_CK[0] SA_CK#[0] SA_CKE[0] SB_CK[0] SB_CK#[0] SB_CKE[0] W8 W9 M3 M_CLK_DDR2 M_CLK_DDR#2 M_CKE2 SB_CK[1] SB_CK#[1] SB_CKE[1] V7 V6 M2 M_CLK_DDR3 M_CLK_DDR#3 M_CKE3 SB_CS#[0] SB_CS#[1] AB8 AD6 M_CS#2 M_CS#3 9 SB_ODT[0] SB_ODT[1] AC7 AD1 M_ODT2 M_ODT3 9 SB_DM[0] SB_DM[1] SB_DM[2] SB_DM[3] SB_DM[4] SB_DM[5] SB_DM[6] SB_DM[7] D4 E1 H3 K1 AH1 AL2 AR4 AT8 M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7 SB_DQS#[0] SB_DQS#[1] SB_DQS#[2] SB_DQS#[3] SB_DQS#[4] SB_DQS#[5] SB_DQS#[6] SB_DQS#[7] D5 F4 J4 L4 AH2 AL4 AR5 AR8 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7 SB_DQS[0] SB_DQS[1] SB_DQS[2] SB_DQS[3] SB_DQS[4] SB_DQS[5] SB_DQS[6] SB_DQS[7] C5 E3 H4 M5 AG2 AL5 AP5 AR7 M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7 SB_MA[0] SB_MA[1] SB_MA[2] SB_MA[3] SB_MA[4] SB_MA[5] SB_MA[6] SB_MA[7] SB_MA[8] SB_MA[9] SB_MA[10] SB_MA[11] SB_MA[12] SB_MA[13] SB_MA[14] SB_MA[15] U5 V2 T5 V3 R1 T8 R2 R6 R4 R5 AB5 P3 R3 AF7 P5 N1 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15 M_B_DM[7:0] M_B_DQS#[7:0] M_B_DQS[7:0] C M_B_A[15:0] B SOCKET989 SOCKET989 A A Title : CPU(2)_DDR3 Engineer: ASUSTeK COMPUTER INC NB1 Size C Date: Project Name Modim Zhang Rev K42F Thursday, November 12, 2009 1.0 Sheet of 59 Main Board D D U0301H AP25 AL25 AL24 AL22 AJ33 AG9 M27 L28 J17 H17 G25 G17 E31 E30 U0301I RSVD1 RSVD2 RSVD3 RSVD4 RSVD5 RSVD6 RSVD7 RSVD8 RSVD9 RSVD10 RSVD11 RSVD12 RSVD13 RSVD14 CFG7 C B AM30 AM28 AP31 AL32 AL30 AM31 AN29 AM32 AK32 AK31 AK28 AJ28 AN30 AN32 AJ32 AJ29 AJ30 AK30 H16 CFG[0] CFG[1] CFG[2] CFG[3] CFG[4] CFG[5] CFG[6] CFG[7] CFG[8] CFG[9] CFG[10] CFG[11] CFG[12] CFG[13] CFG[14] CFG[15] CFG[16] CFG[17] CFG[18] B19 A19 RSVD15 RSVD16 A20 B20 RSVD17 RSVD18 U9 T9 RSVD19 RSVD20 AC9 AB9 RSVD21 RSVD22 C1 A3 RSVD23 RSVD24 J29 J28 RSVD26 RSVD27 A34 A33 RSVD28 RSVD29 C35 B35 RSVD30 RSVD31 RESERVED CFG[0:17] : IPU RSVD32 RSVD33 AJ13 AJ12 RSVD34 RSVD35 AH25 AK26 RSVD36 RSVD37 AL26 AR2 RSVD38 RSVD39 AJ26 AJ27 RSVD40 RSVD41 AP1 AT2 RSVD42 RSVD43 AT3 AR1 RSVD45 RSVD46 RSVD47 RSVD48 RSVD49 RSVD50 RSVD51 RSVD52 RSVD53 RSVD54 RSVD55 RSVD56 RSVD57 RSVD58 AL28 AL29 AP30 AP32 AL27 AT31 AT32 AP33 AR33 AT33 AT34 AP35 AR35 AR32 RSVD59 RSVD60 RSVD61 RSVD62 RSVD63 RSVD64 RSVD65 E15 F15 A2 D15 C15 AJ15 AH15 RSVD66 RSVD67 RSVD68 RSVD69 RSVD70 RSVD71 RSVD72 RSVD73 RSVD74 RSVD75 AA5 AA4 R8 AD3 AD2 AA2 AA1 R9 AG7 AE3 RSVD76 RSVD77 RSVD78 RSVD79 RSVD80 RSVD81 RSVD82 RSVD83 RSVD84 RSVD85 V4 V5 N2 AD5 AD7 W3 W2 N3 AE5 AD9 RSVD86 AP34 AT20 AT17 AR31 AR28 AR26 AR24 AR23 AR20 AR17 AR15 AR12 AR9 AR6 AR3 AP20 AP17 AP13 AP10 AP7 AP4 AP2 AN34 AN31 AN23 AN20 AN17 AM29 AM27 AM25 AM20 AM17 AM14 AM11 AM8 AM5 AM2 AL34 AL31 AL23 AL20 AL17 AL12 AL9 AL6 AL3 AK29 AK27 AK25 AK20 AK17 AJ31 AJ23 AJ20 AJ17 AJ14 AJ11 AJ8 AJ5 AJ2 AH35 AH34 AH33 AH32 AH31 AH30 AH29 AH28 AH27 AH26 AH20 AH17 AH13 AH9 AH6 AH3 AG10 AF8 AF4 AF2 AE35 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 AE34 AE33 AE32 AE31 AE30 AE29 AE28 AE27 AE26 AE6 AD10 AC8 AC4 AC2 AB35 AB34 AB33 AB32 AB31 AB30 AB29 AB28 AB27 AB26 AB6 AA10 Y8 Y4 Y2 W35 W34 W33 W32 W31 W30 W29 W28 W27 W26 W6 V10 U8 U4 U2 T35 T34 T33 T32 T31 T30 T29 T28 T27 T26 T6 R10 P8 P4 P2 N35 N34 N33 N32 N31 N30 N29 N28 N27 N26 N6 M10 L35 L32 L29 L8 L5 L2 K34 K33 K30 K27 K9 K6 K3 J32 J30 J21 J19 H35 H32 H28 H26 H24 H22 H18 H15 H13 H11 H8 H5 H2 G34 G31 G20 G9 G6 G3 F30 F27 F25 F22 F19 F16 E35 E32 E29 E24 E21 E18 E13 E11 E8 E5 E2 D33 D30 D26 D9 D6 D3 C34 C32 C29 C28 C24 C22 C20 C19 C16 B31 B25 B21 B18 B17 B13 B11 B8 B6 B4 A29 A27 A23 A9 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191 VSS192 VSS193 VSS194 VSS195 VSS196 VSS197 VSS198 VSS199 VSS200 VSS201 VSS202 VSS203 VSS204 VSS205 VSS206 VSS207 VSS208 VSS209 VSS210 VSS211 VSS212 VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233 C VSS NCTF U0301E AT35 AT1 AR34 B34 B2 B1 A35 VSS_NCTF1 VSS_NCTF2 VSS_NCTF3 VSS_NCTF4 VSS_NCTF5 VSS_NCTF6 VSS_NCTF7 B SOCKET989 SOCKET989 SOCKET989 CFG strapping information: CFG[1:0]: PCI Express Port Bifurcation:(Clarksfield Only) - 11 = x 16 PEG (Default) - 10 = x PEG CFG[3]: PCIE Static Numbering Lane Reversal.(Arrandale Only) - 1:Normal Operation (Default) - 0:Lane Numbers Reversed 15 -> 0, 14 -> 1, CFG[4]: Embedded DisplayPort Detection.(Arrandale Only) - 1:Disabled - No Physical Display Port attached to Embedded DisplayPort - 0:Enabled - An external Display Port device is connected to the Embedded Display Port CFG[7]: Fixed for PCI Express 2.0 jitter specifications.(Clarksfield) Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor For a common motherboard design (for AUB and CFD), the pull-down resistor should be used Does not impact Arrandale functionality Unmount if Intel has fixed this issue CFG strapping information: For Arrandale CFG7 R0538 @ 1% For Clarksfield 3.01KOHM A A Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor Title : CPU(3)_CFG,RSVD,GND Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion Engineer: ASUSTeK COMPUTER INC NB1 Size C Date: Project Name Modim Zhang Rev K42F 1.0 Sheet Tuesday, November 10, 2009 of 59 +VGFX_CORE Main Board U0301G +VCORE 22UF/6.3V C0637 C0638 22UF/6.3V @ 22UF/6.3V 1 C0636 22UF/6.3V @ C0635 2 22UF/6.3V 22UF/6.3V @ C0645 C0678 22UF/6.3V 22UF/6.3V @ C0644 22UF/6.3V @ 1 C0643 22UF/6.3V @ C0642 1 2 C0675 @ 10UF/6.3V C0683 @ 10UF/6.3V 10UF/6.3V C0674 C0682 @ 10UF/6.3V 10UF/6.3V 1 C0673 C0681 @ 10UF/6.3V 1 C0672 @ 10UF/6.3V C0680 @ 10UF/6.3V C0679 @ 10UF/6.3V C0671 @ 10UF/6.3V C0677 @ 10UF/6.3V C0670 @ 10UF/6.3V C0669 @ 10UF/6.3V J22 J20 J18 H21 H20 H19 1KOhm 22UF/6.3V VTT63 VTT64 VTT65 VTT66 VTT67 VTT68 GVR_PWR_MON R0613 C0641 P10 N10 L10 K10 C0634 C0639 22UF/6.3V @ C0647 D 22UF/6.3V 55 VTT59 VTT60 VTT61 VTT62 22UF/6.3V 4.7KOhm AJ1 AF1 AE7 AE4 AC1 AB7 AB4 Y1 W7 W4 U1 T7 T4 P1 N7 N4 L1 H1 22UF/6.3V R0606 C0640 55 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ11 VDDQ12 VDDQ13 VDDQ14 VDDQ15 VDDQ16 VDDQ17 VDDQ18 C0633 2 GFXVR_DPRSLPVR GVR_PWR_MON GRAPHICS VIDs AR25 AT25 AM24 22UF/6.3V 4.7KOhm GFX_VRON 51,55 GFX_VR_EN GFX_DPRSLPVR GFX_IMON C0632 55 C0676 @ 10UF/6.3V C0684 @ 10UF/6.3V +VGFX_CORE 1UF/10V 10UF/6.3V 22UF/6.3V C0619 @ 10UF/6.3V C0649 22UF/6.3V 2 2 C0620 10UF/6.3V 1 C0624 C0625 1UF/10V 1UF/10V C C1671 + CE0604 0.1UF/16V 330UF/2V 1UF/10V C0623 1UF/10V 1 C0622 1UF/10V C0621 C0667 C7113 @ 0.1UF/10V 0.1UF/16V C0629 C0628 1.1V C0648 PL0601 1 70Ohm/100Mhz PANASONIC/EEFSX0D331XE ESR=6mOhm/Ir=3A SOCKET989 C0656 @ 22UF/6.3V C0655 @ 22UF/6.3V 22u C0618 @ 22UF/6.3V 2 VTT_TEST TBD Intel use C0617 @ 22UF/6.3V T633 +VTT_CPU C0651 @ 22UF/6.3V +1.8VS VTT_SELECT Imax=1.35A VR_VID0 52 VR_VID1 52 VR_VID2 52 VR_VID3 52 VR_VID4 52 VR_VID5 52 VR_VID6 52 PM_DPRSLPVR 52 L26 L27 M26 52 VCCPLL1 VCCPLL2 VCCPLL3 @ +1.5V +1.8VS_HPLL PM_PSI# VTT48 VTT49 VTT50 VTT51 VTT52 VTT53 VTT54 VTT55 VTT56 VTT57 VTT58 C0650 22UF/6.3V G15 R0605 VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6] PROC_DPRSLPVR AK35 AK33 AK34 AL35 AL33 AM33 AM35 AM34 GVR_VID[0:6] GVR_VID0 GVR_VID1 GVR_VID2 GVR_VID3 GVR_VID4 GVR_VID5 GVR_VID6 AN33 AM22 AP22 AN22 AP23 AM23 AP24 AN24 CPU VIDS PSI# VTT45 VTT46 VTT47 VCC_AXG_SENSE 55 VSS_AXG_SENSE 55 +VTT_CPU K26 J27 J26 J25 H27 G28 G27 G26 F26 E26 E25 VTT_SELECT SENSE LINES +VTT_CPU J24 J23 H25 GFX_VID[0] GFX_VID[1] GFX_VID[2] GFX_VID[3] GFX_VID[4] GFX_VID[5] GFX_VID[6] 1.8V 1.1V RAIL POWER VTT33 VTT34 VTT35 VTT36 VTT37 VTT38 VTT39 VTT40 VTT41 VTT42 VTT43 VTT44 AF10 AE10 AC10 AB10 Y10 W10 U10 T10 J12 J11 J16 J15 AR22 AT22 +1.5V PEG & DMI POWER AH14 AH12 AH11 AH10 J14 J13 H14 H12 G14 G13 G12 G11 F14 F13 F12 F11 E14 E12 D14 D13 D12 D11 C14 C13 C12 C11 B14 B12 A14 A13 A12 A11 FDI C0657 @ 22UF/6.3V Intel use 22u C0627 @ 10UF/6.3V C0626 10UF/6.3V C0689 @ 10UF/6.3V C0688 @ 10UF/6.3V C0687 @ 10UF/6.3V 2 C0616 @ 10UF/6.3V C0654 10UF/6.3V 10UF/6.3V Intel use 22u 1 C0664 C0658 C0659 10UF/6.3V 10UF/6.3V 10UF/6.3V C0665 C0611 @ 10UF/6.3V C0608 @ 10UF/6.3V C0606 @ 10UF/6.3V C0604 @ 10UF/6.3V C0602 @ 10UF/6.3V C0601 @ 10UF/6.3V T0632 T0631 1 VTT_SENSE TP_VSS_SENSE_VTT B15 A15 10UF/6.3V C0615 @ 10UF/6.3V VCCSENSE 52 VSSSENSE 52 VTT_SENSE VSS_SENSE_VTT C0613 AJ34 AJ35 52 VCC_SENSE VSS_SENSE I_MON AN35 ISENSE B SENSE LINES B CPU CORE SUPPLY C VTT1 VTT2 VTT3 VTT4 VTT5 VTT6 VTT7 VTT8 VTT9 VTT10 VTT11 VTT12 VTT13 VTT14 VTT15 VTT16 VTT17 VTT18 VTT19 VTT20 VTT21 VTT22 VTT23 VTT24 VTT25 VTT26 VTT27 VTT28 VTT29 VTT30 VTT31 VTT32 GRAPHICS D VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC100 VCCAXG_SENSE VSSAXG_SENSE - 1.5V RAILS +VTT_CPU AG35 AG34 AG33 AG32 AG31 AG30 AG29 AG28 AG27 AG26 AF35 AF34 AF33 AF32 AF31 AF30 AF29 AF28 AF27 AF26 AD35 AD34 AD33 AD32 AD31 AD30 AD29 AD28 AD27 AD26 AC35 AC34 AC33 AC32 AC31 AC30 AC29 AC28 AC27 AC26 AA35 AA34 AA33 AA32 AA31 AA30 AA29 AA28 AA27 AA26 Y35 Y34 Y33 Y32 Y31 Y30 Y29 Y28 Y27 Y26 V35 V34 V33 V32 V31 V30 V29 V28 V27 V26 U35 U34 U33 U32 U31 U30 U29 U28 U27 U26 R35 R34 R33 R32 R31 R30 R29 R28 R27 R26 P35 P34 P33 P32 P31 P30 P29 P28 P27 P26 VCCAXG1 VCCAXG2 VCCAXG3 VCCAXG4 VCCAXG5 VCCAXG6 VCCAXG7 VCCAXG8 VCCAXG9 VCCAXG10 VCCAXG11 VCCAXG12 VCCAXG13 VCCAXG14 VCCAXG15 VCCAXG16 VCCAXG17 VCCAXG18 VCCAXG19 VCCAXG20 VCCAXG21 VCCAXG22 VCCAXG23 VCCAXG24 VCCAXG25 VCCAXG26 VCCAXG27 VCCAXG28 VCCAXG29 VCCAXG30 VCCAXG31 VCCAXG32 VCCAXG33 VCCAXG34 VCCAXG35 VCCAXG36 DDR3 Max 18A POWER +VCORE AT21 AT19 AT18 AT16 AR21 AR19 AR18 AR16 AP21 AP19 AP18 AP16 AN21 AN19 AN18 AN16 AM21 AM19 AM18 AM16 AL21 AL19 AL18 AL16 AK21 AK19 AK18 AK16 AJ21 AJ19 AJ18 AJ16 AH21 AH19 AH18 AH16 U0301F Intel use 22u Max 48A SOCKET989 A A Title : CPU(4)_PWR Engineer: ASUSTeK COMPUTER INC NB1 Size C Date: Project Name Modim Zhang Rev K42F Thursday, November 12, 2009 1.0 Sheet of 59 Main Board D D C C CPU XDP connector XDP1 3 XDP_OBS0 XDP_OBS1 3 XDP_OBS2 XDP_OBS3 3 XDP_OBS4 XDP_OBS5 3 R0708 R712 3,17 H_CPUPWRGD H_PWRGD_XDP XDP_OBS6 XDP_OBS7 /XDP 1KOhm CPUPWRGD_XDP HOOK1 /XDP 49.9Ohm 2 T0701 PCIE_CLK_XDP_P PCIE_CLK_XDP_N T702 T703 update 1105 XDP_TCLK 1 SMB_DAT_XDP SMB_CLK_XDP 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 NP_NC1 NP_NC2 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 +VTT_CPU B XDP_PREQ# XDP_PRDY# R0711 49.9Ohm /XDP CLK_ITP_BCLK CLK_ITP_BCLK# XDP_RST#_R R0707 /XDP 1KOhm +VTT_CPU B 3 H_XDPRST# XDP_DBRESET# 3,14 XDP_TDO XDP_TRST# XDP_TDI XDP_TMS 62 BtoB_CON_60P /XDP A A Title : CPU(5)_XDP Engineer: ASUSTeK COMPUTER INC NB1 Size C Date: Project Name Modim Zhang Rev K42F Thursday, November 12, 2009 1.0 Sheet of 59 M_A_DQ[63:0] C M_A_DQS#[7:0] 11 28 46 63 136 153 170 187 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 12 29 47 64 137 154 171 188 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7 10 27 45 62 135 152 169 186 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 GND1 GND2 77 122 NC1 NC2 205 206 NP_NC1 NP_NC2 M_ODT0 M_ODT1 116 120 ODT0 ODT1 M_A_RAS# 3,9 M_DRAMRST# 4 110 30 RAS# RESET# M_CS#0 M_CS#1 114 121 S#0 S#1 SMBus Slave Address: A0H 197 201 SA0 SA1 202 200 SCL SDA 125 TEST 75 76 81 82 87 88 93 94 99 100 105 106 111 112 117 118 123 124 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 199 VDDSPD 126 VREFCA VREFDQ 4 9,13,21 SMB_CLK_S 9,13,21 SMB_DAT_S C1666 @ 100PF/50V M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7 EVENT# 207 208 +1.5V +3VS +1.5V C1615 @ 0.1UF/16V M_VREFCA_DIMM R1605 1KOhm DDR3_DIMM_204P 12G02553204X C1667 @ 100PF/50V M_A_DQS[7:0] CAS# CK#0 CK#1 CK0 CK1 CKE0 CKE1 198 PM_EXTTS#0 M_A_DM[7:0] BA0 BA1 BA2 115 103 104 101 102 73 74 M_A_CAS# M_CLK_DDR#0 M_CLK_DDR#1 M_CLK_DDR0 M_CLK_DDR1 M_CKE0 M_CKE1 109 108 79 OD 3,9 M_A_BS0 M_A_BS1 M_A_BS2 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC# A13 A14 A15 M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ36 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ32 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ45 M_A_DQ43 M_A_DQ44 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ51 M_A_DQ50 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ62 M_A_DQ60 M_A_DQ61 M_A_DQ63 M_A_DQ59 4 DIMM1B 15 17 16 18 21 23 33 35 22 24 34 36 39 41 51 53 40 42 50 52 57 59 67 69 56 58 68 70 129 131 141 143 130 132 140 142 147 149 157 159 146 148 158 160 163 165 175 177 164 166 174 176 181 183 191 193 180 182 192 194 D 98 97 96 95 92 91 90 86 89 85 107 84 83 119 80 78 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 M_A_A15 DIMM1A M_A_A[15:0] 1% C1623 0.1UF/16V VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 13 14 19 20 25 26 31 32 37 38 43 44 48 49 54 55 60 61 65 66 71 72 127 128 133 134 138 139 144 145 150 151 155 156 161 162 167 168 172 173 178 179 184 185 189 190 195 196 VTT1 VTT2 203 204 WE# 113 D C +0.75VS M_A_WE# DDR3_DIMM_204P 12G02553204X M_VREFDQ_DIMM +1.5V R1606 1KOhm 1% C1625 0.1UF/16V 2 REV 9.2mm 1% R1607 1KOhm B B R1608 1KOhm 1% 1 +1.5V + 2 CE1603 @ 220UF/2V ESR=15mOhm/Ir=2.7A + CE1703 @ 220UF/2V ESR=15mOhm/Ir=2.7A +0.75VS 22UF/6.3V @ C1617 1UF/10V C1616 1UF/10V C1620 10UF/6.3V C1613 10UF/6.3V 2 C0685 C1612 10UF/6.3V 2 C1670 @ 0.1UF/16V C1611 10UF/6.3V 2 C1669 @ 0.1UF/16V C1610 10UF/6.3V 2 C1668 @ 0.1UF/16V C1609 10UF/6.3V 2 R1.1 C1621 @ 10UF/6.3V C0686 22UF/6.3V @ A A Layout Note: Place these caps near SO DIMMS Title :DDR3 SO-DIMM_0 Engineer: ASUSTeK COMPUTER INC NB6 Size C Date: Modim Zhang Project Name Rev K42F 1.0 Thursday, November 12, 2009 Sheet of 59 DIMM2B OD M_B_DQ[63:0] SWAP M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15 D C M_B_DM[7:0] M_B_DQS[7:0] M_B_DQS#[7:0] 98 97 96 95 92 91 90 86 89 85 107 84 83 119 80 78 109 108 79 M_B_BS0 M_B_BS1 M_B_BS2 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC# A13 A14 A15 BA0 BA1 BA2 115 103 104 101 102 73 74 CAS# CK#0 CK#1 CK0 CK1 CKE0 CKE1 M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7 11 28 46 63 136 153 170 187 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7 12 29 47 64 137 154 171 188 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 M_B_CAS# M_CLK_DDR#2 M_CLK_DDR#3 M_CLK_DDR2 M_CLK_DDR3 M_CKE2 M_CKE3 3,8 198 EVENT# 207 208 GND1 GND2 77 122 NC1 NC2 205 206 NP_NC1 NP_NC2 M_ODT2 M_ODT3 116 120 ODT0 ODT1 M_B_RAS# 3,8 M_DRAMRST# 110 30 RAS# RESET# 114 121 S#0 S#1 197 201 SA0 SA1 202 200 SCL SDA 125 TEST 75 76 81 82 87 88 93 94 99 100 105 106 111 112 117 118 123 124 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 199 VDDSPD 126 VREFCA VREFDQ PM_EXTTS#0 DIMM2A M_B_A[15:0] 4 4 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7 10 27 45 62 135 152 169 186 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 15 17 16 18 21 23 33 35 22 24 34 36 39 41 51 53 40 42 50 52 57 59 67 69 56 58 68 70 129 131 141 143 130 132 140 142 147 149 157 159 146 148 158 160 163 165 175 177 164 166 174 176 181 183 191 193 180 182 192 194 M_B_DQ5 M_B_DQ4 M_B_DQ6 M_B_DQ3 M_B_DQ0 M_B_DQ1 M_B_DQ7 M_B_DQ2 M_B_DQ12 M_B_DQ9 M_B_DQ13 M_B_DQ11 M_B_DQ10 M_B_DQ8 M_B_DQ15 M_B_DQ14 M_B_DQ21 M_B_DQ16 M_B_DQ20 M_B_DQ19 M_B_DQ18 M_B_DQ17 M_B_DQ23 M_B_DQ22 M_B_DQ25 M_B_DQ29 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ24 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ44 M_B_DQ41 M_B_DQ46 M_B_DQ47 M_B_DQ45 M_B_DQ40 M_B_DQ43 M_B_DQ42 M_B_DQ48 M_B_DQ50 M_B_DQ54 M_B_DQ49 M_B_DQ52 M_B_DQ53 M_B_DQ55 M_B_DQ51 M_B_DQ60 M_B_DQ57 M_B_DQ61 M_B_DQ59 M_B_DQ58 M_B_DQ56 M_B_DQ63 M_B_DQ62 4 SMBus Slave Address: A4H 4 M_CS#2 M_CS#3 +3VS 8,13,21 SMB_CLK_S 8,13,21 SMB_DAT_S +1.5V +3VS M_VREFCA_DIMM M_VREFDQ_DIMM VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 13 14 19 20 25 26 31 32 37 38 43 44 48 49 54 55 60 61 65 66 71 72 127 128 133 134 138 139 144 145 150 151 155 156 161 162 167 168 172 173 178 179 184 185 189 190 195 196 VTT1 VTT2 203 204 WE# 113 D C +0.75VS M_B_WE# DDR3_DIMM_204P 12G025542045 DDR3_DIMM_204P 12G025542045 STD 5.2mm B B A A Title :DDR3 SO-DIMM_1 Engineer: ASUSTeK COMPUTER INC NB6 Size C Date: Modim Zhang Project Name Rev K42F 1.0 Thursday, November 12, 2009 Sheet of 59 PCH SPI ROM +3V_SPI D D +3VA_EC R2622 0Ohm @ R2623 0Ohm /8570 R2624 0Ohm @ +3VSUS +3VS PCH SPI ROM +3V_SPI RN2843C 10KOhm RN2843D 10KOhm C C RN2843B 10KOhm 1 RN2843A 10KOhm C2802 0.1UF/16V U2801 12 12 SPI_CS#0 SPI_SO R2626 R2627 2 SPI_CS#0_R SPI_SO_R 0Ohm 0Ohm +3VM_SPI_WP0# CS# VCC SO/SIO1 HOLD# WP#/ACC SCLK GND SI/SIO0 MX25L3205DM2I-12G +3VM_SPI_00 SPI_CLK_R SPI_SI_R R2628 R2629 2 0Ohm 0Ohm SPI_CLK SPI_SI 12 12 (32Mb) R2634 0Ohm /8570 close to U2801 22 EC_SPI_DO 22 EC_SPI_CE# EC_SPI_DI 22 EC_SPI_CK 22 B B A A Title :DDR3 CA_DQ VOLTAGE ASUSTeK COMPUTER INC NB6 Size C Date: Engineer: Modim Zhang Project Name Rev K42F 1.0 Thursday, November 12, 2009 Sheet 10 of 59 Main Board D D Update EMI CAP 1110 @ @ @ @ @ @ @ @ @ C6610 0.1UF/10V @ C6611 0.1UF/10V @ 1 C6609 0.1UF/10V C +3VSUS C6608 0.1UF/10V +5VS C6607 0.1UF/10V +5V AC_BAT_SYS C6606 0.1UF/10V C6605 0.1UF/10V C6604 0.1UF/10V C6603 0.1UF/10V C6602 0.1UF/10V C6601 0.1UF/10V +5VS +1.5V +5V 2 +VTT_CPU C C6612 0.1UF/10V @ GND B B A A Title : EMI Engineer: ASUSTeK COMPUTER INC NB4 Size C Date: Project Name Modim Zhang Rev K42F 1.0 Sheet Tuesday, November 10, 2009 45 of 59 BAT MB39A132 H:EMB20N03V L:EMB20N03V EMB20P03G*2 AC_OK BAT 4S2P/16.8V/2.5A AC_IN_OC# AC_BAT_SYS A/D_DOCK_IN CHG_EN ISET_EC VSET_EC BATSEL_0 BATSEL_1 Adaptor 90W(19V/4.7A) SWITCH EMB07P03G Switching AC_BAT_SYS D D Switch CHG_EN RT8206*1/2 H:EMB20N03V ISET_EC +3VSUS (6.5A/1.5A) +3VSUS L:EMB20N03V VSUS_ON Linear VSET_EC +3VS (4.6A/ A) EMB20N03V Current flow SUSB_EC# CELL_SEL0 CELL_SEL1 Signal VSUS_ON +5VA EC (0.1A/ A) UP7706 SUSC_EC# +3VA (0.1A/ A) +1.8VS (1A/ A) 1.8VS_PWRGD SUSB_EC# SUSB_EC# UP7714 Device SUSC_EC# VR_ON +5V (4.8A/ EMB20N03V RT8206*1/2 SUS_PWRGD A) +5VSUS H:EMB20N03V L:RJK0355 VSUS_ON ALL_SYS_PWRGD SUS_PWRGD +5VS (4.8A/ A) EMB20N03V VRM_PWRGD SUSB_EC# C C FORCE_OFF# SUSC_EC# AC_IN_OC# +12VSUS +12V (0.012A/0.012A) UMC4N Charge pump +12VS (0.012A/0.012A) UMC4N SUSB_EC# +VTT_CPU_PWRGD RT8202 H: RJK0355*1 VTT_CPU_SEL1 SYSTEM_PWRGD +VTT_CPU (23.7A/ 12A) +VTT_CPU L: RJK0355*2 +1.5V_SEL1 +1.5V_SEL2 VTT_CPU_SEL2 VTT_CPU_SEL1 VTT_CPU_SEL2 +VTT_PCH (8A/ A) SB +VCORE_SEL1 +VCORE_SEL2 VTT_PCH_SEL +1.5VS (3A/ A) EMB20N03V B B SUSB_EC# RT8202 H: RJK0355*1 SUSC_EC# +1.5V (8A/5.9A) +1.5V L: RJK0353*1 VID(6 0) +1.5V_PWRGD VCORE_SEL1 CPU PSI# CLK_EN# 1.5V_SEL2 DPRSTP# RT8856 H:RJK0355*1 L:RJK0353*2 P_MON +0.75VS (1A/ UP7711 VCORE_SEL2 1.5V_SEL1 SUSB_EC# DPRSLVR VR_ON A) CLK_EN# I_MON +VCORE (48A/32.2A) VRM_PWRGD 2-phase VID(6 0),PM_DPRSLVR,CPU_VRN,PSI# RT8152 +VGFX_CORE (15A/ H: RJK0355*1 L: RJK0353*1 GFX_VRON A) SYSTEM_PWRGD GFX_PWRGD A A VRM_PWRGD ALL_SYS_PWRGD FORCE_OFF# STD version :1.1g(09/08/21) ASUSTeK COMPUTER INC Size Title : Power_ FLOW Engineer: Project Name Rev Custom Date: Tuesday, November 10, 2009 1.0 Sheet 46 of 59 PU8101B RT8206AGQW GND6 GND5 GND4 GND3 Power stage +5VA AC_BAT_SYS 37 36 35 34 D Irat=3A PC8102 1UF/10V 1 2 SUS_PWRGD 14,22,24 GND 1000PF/50V c0603 2 I sat=10 A I dc =5.5 A DCR=37 mohm MOSFET Spec: 3MM_OPEN_5MIL /X + PCE8102 100UF/6.3V MOSFET Spec: H-side MOSFET: EMB20N03V H-side MOSFET: EMB20N03V GND Rds(ON)= 23 mohm I cont = A I peak = 32A Rds(ON)= 23 mohm I cont = A I peak = 32A (Vgs=4.5 V) (T =25 ℃) (Pause <10 us) C (Vgs=4.5 V) (T =25 ℃) (Pause <10 us) P_+3VSUS_LG_20 Irat=3.5A Inductor Spec: 2 P_+3VSUS_BOOT_20 EMB20N03V 4.7UH r1206_h26 PQ8104 PC8114 PR8109 +3VSUS PJP8109 1 (6.5A/1.5A) PL8110 1P_+3VSUS_SNU_S 1 62KOhm 402KOhm SHORT_PIN Ipeak=(vin-vo)*D/(L*Fsw)=2.58A ESR / pcs =15 mohm △V =38.72mV I sat=10 A I dc =5.5 A DCR=37 mohm /X SHORT_PIN I rip =1.012A I spec=2.5A ×1 pcs Dynamic: Ipeak=(vin-vo)*D/(L*Fsw)=1.55A ESR / pcs =15mohm △V =23.25mV Inductor Spec: +3VSUSO PJP8106 /X PJP8105 PR8108 Ripple Current: I rip =1.152A I spec=2.5A ×1 pcs Dynamic: PC8111 0.1UF/25V PR8106 PR8113 1Ohm 4700PF/25V 7.15KOHM P_+5VSUS_BOOT_20 P_SUS_SECFB_10 GND PC8101 0.1UF/25V c0603 17 18 19 20 21 22 23 24 0.1UF/25V c0603 PC8110 G PR8111 1Ohm BOOT1 LGATE1 PVCC SECFB GND1 PGND LGATE2 BOOT2 RJK0355DPA-00-J0 G PC8113 402KOhm PR8101 P_+3VSUS_FB_10 P_+3VSUS_ILIM_10 P_+3VSUS_VO_10 P_+3VSUS_+5VSUS_SKIPSEL_10 P_+3VSUS_+5VSUS_PGD_10 P_+3VSUS_EN_10 P_+3VSUS_HG_20 P_+3VSUS_PHASE_20 S GND NC2 LDO VIN NC1 ENLDO VCC TON REF 1 PQ8101 c0603 PR8112 PC8112 1000PF/50V D Irat=3.5A 33 32 31 30 29 28 27 26 25 I/P Current: Ripple Current: PCE8212 15UF/25V GND 10KOhm GND2 FB2 ILIM2 VOUT2 SKIP# PGOOD2 EN2 UGATE2 PHASE2 BYP VOUT1 FB1 ILIM1 PGOOD1 EN1 UGATE1 PHASE1 P_+5VSUS_LG_20 62KOhm PR8107 4.7UH PCE8101 100UF/6.3V S + 2 20KOhm P_+5VSUS_BYP_30 P_+5VSUS_VO_10 10 P_+5VSUS_FB_10 11 P_+5VSUS_ILIM_10 12 P_+3VSUS_+5VSUS_PGD_10 13 P_+5VSUS_EN_10 14 P_+5VSUS_HG_20 15 P_+5VSUS_PHASE_20 16 GND D C P_+5VSUS_SNU_S 2 2 10KOhm PL8111 1MM_OPEN_5MIL /X PR8104 PR8105 SHORT_PIN PJP8108 PC8108 4700PF/25V PC8107 SHORT_PIN PJP8104 /X (7.1A/0.8A) +5VSUS 0.1UF/25V SHORT_PIN PJP8103 /X +5VSUSO GND PC8109 1UF/10V GND PU8101A RT8206AGQW + 1UF/25V c0603 2 GND GND D I in = Vo*Io/( 0.8 * Vin) =2.082A I in = Vo*Io/( 0.8 * Vin) =1.375A AC_BAT_SYS +5VSUS 70Ohm/100Mhz D S G GND PJP8102 /X PL8103 GND G EMB20N03V P_+3VSUS_+5VSUS_REF_10 /X PC8252 10UF/25V EMB20N03V S PC8105 10UF/6.3V GND +5VA GND PQ8103 P_+3VSUS_+5VSUS_TON_10 1UF/25V /X PC8106 1 PC8104 PC8103 10UF/25V D PQ8102 Irat=3A GND Power stage +3VSUS I/P Current: 70Ohm/100Mhz P_+3VSUS_+5VSUS_IN_S P_+3VSUS_+5VSUS_IN_S PL8102 +5VA PR8114 GND 1 TPC28T PC8121 0.1UF/16V /X GND TPC28T L-side MOSFET: RJK0355DPA-00-J0 WPAK Rds(ON)= 23 mohm I cont = A I peak = 32 A Rds(ON)= 11.8 mohm (Vgs=4.5 V) I cont = 30 A (T =25 ℃) I peak = 120 A (Pause <10 us) 1 (Vgs=4.5 V) (T =25 ℃) (Pause <10 us) TPC28T TPC28T 1 PT8116PT8117 +3VSUSO TPC28T PT8101PT8108 GND TPC28T +5VSUS GND 1 PR8118 200KOhm TPC28T PT8106PT8107 Controller Controller +3VSUS GND Voltage & Current: Voltage & Current: +5VSUS=5V@3A +3VSUS=3.3V@3A GND Frequency: TPC28T TPC28T 1 fosc=375KHz PT8120PT8119 GND Frequency: TPC28T PT8109PT8110 1 TPC28T PR8119 39KOhm B +5VSUS TPC28T PT8114PT8118 GND 2 TPC28T +3VSUS PR8117 1MOhm GND PC8122 47PF/50V 1 TPC28T TPC28T PT8115PT8121 +5VSUSO PT8105 0.1UF/25V22,51 VSUS_ON c0603 BAT54SW PT8103PT8104 +5VSUS 3 PC8119 0.1UF/16V /X TPC28T P_+5VSUS_BOOT_20 PD8103 BAT54AW PC8120 PR8116 1MOhm +12VSUS GND 1 P_+3VSUS_BOOT_20 TPC16B_P16_50 VSUS_ON 0Ohm P_+5VSUS_LG_20 PC8118 0.22UF/25V PD8101 0.22UF/25V 0.1UF/25V c0603 BAT54SW 1 PR8115 PC8117 TPC28T PT8102 PC8116 1UF/10V 1 PC8115 2 L-side MOSFET: EMB20N03V 0Ohm PD8102 GND +5VSUSO GND GND GND fosc=300KHz OCP: Set PR8109=402Kohm Iocp=8.74A Soft start time: Set PR8112=402Kohm Iocp=17A Soft start time: Tss=2ms Tss=2ms +5VA PC8123 2 +5VA PT8111 TPC28T P_3VA-EC_FB_10 PR8121 31.6KOhm 1P_3VA-EC_FBJP_10 PJP8101 /X +3VAO SHORT_PIN UP7714BMA5-00 PR8122 10KOhm PC8126 10UF/6.3V 2 GND EN NC/SS/FB GND VIN VOUT 1 GND PC8125 0.1UF/25V C total = 100 uF I inrush= 0.275 A PU8102 PC8124 1UF/10V C total = 100 uF I inrush= 0.165 A 220PF/50V /X1 PR8120 100KOhm P_3VA-EC_EN_10 10.Inrush Current: 5.Inrush Current: +3VA_AEC / 100mA B OCP: GND GND TPC28T PT8122 A TPC28T PT8123 A 1 2 1 PJP8110 +3VAO +3VA 1MM_OPEN_5MIL /X Title : Power_+5SUS&+3VSUS&+12VSUS Engineer: Modim Zhang ASUSTek Computer INC Size Project Name Custom Date: Rev K42F Thursday, November 12, 2009 1.0 Sheet 47 of 59 PD8301 1N4148WS /X PR8301 0Ohm Irat=3A PL8301 17 16 15 14 13 1 1 +VTT_PCH 2 3MM_OPEN_5MIL SHORT_PIN /X PR8310 2 Power stage 3.9KOhm 2 402KOhm PC8309 place to IC B I/P Current: I in = Vo*Io/( 0.75 * Vin) =3.72A 0.1UF/25V Ripple Current: 820PF/50V PC8308 1 PJP8305 PR8308 PR8312 15KOhm C 3MM_OPEN_5MIL 1 PJP8307 /X B PJP8306 /X RT8202APQW +VTT_CPU 3MM_OPEN_5MIL P_+VTT_CPU_LG_20 /X PR8307 1Ohm 4 G 19 21 2 S G GND4 GND6 + PCE8302 D S GND3 GND5 + /X P_+VTT_CPU_SRC_60 3MM_OPEN_5MIL PJP8304 Irat=25A RJK0355DPA-00-J0 PU8301B /X 0.56UH 220UF/2V PQ8303 D 1UF/10V 220UF/2V SHORT_PIN /X PQ8302 1 12KOhm PC8307 1000PF/50V c0603 PJP8303 PR8306 2P_+VTT_CPU_OCR_102 PCE8301 1 PJP8302 PL8303 NC1 GND1 PGND LGATE P_+VTT_CPU_HG_20 P_+VTT_CPU_PHASE_20 P_+VTT_CPU_OC_10 RJK0355DPA-00-J0 18 20 (23.7A/?A) +VTT_CPUO PC8306 12 11 10 RT8202APQW PU8301 bom PN: 06G113052012 1UF/25V /X GND2 TON EN/DEM NC2 BOOT C /X + +5VSUSO UGATE PHASE OC VDDP AC_BAT_SYS PCE8313 15UF/25V c0603 1 VOUT VDD FB PGOOD /X PC8353 G 24 +VTT_CPU_PWRGD PC8304 10UF/25V S G P_+VTT_CPU_VOUT_10 P_+VTT_CPU_VDD_20 P_+VTT_CPU_FB_10 PC8303 10UF/25V RJK0355DPA-00-J0 S PU8301A PQ8304 RJK0355DPA-00-J0 PC8302 P_+VTT_CPU_BOOST_202 PQ8301 0.1UF/25V PC8305 1UF/10V 7 P_+VTT_CPU_EN_10 PD8302 BAT54CW D P_+VTT_CPU_TON_10 SHORT_PIN /X D PR8303 4.7Ohm P_+VTT_CPU_IN_S Irat=3A 70Ohm/100Mhz +5VSUSO PR8304 510KOhm 1% D 70Ohm/100Mhz PL8302 PJP8301 /X +5VSUSO PC8301 0.1UF/25V D 24 SYSTEM_PWRGD Iripple=2.8A PR8343 0.945 -10% 0.998 -5% 1.049 Normal 1 1.103 +5% Controller PR8341 54.9KOhm 28KOhm Voltage & Current: UM6K1N PQ8340B PC8340 0.1UF/25V VTT_CPU_SEL2 12 10KOhm PC8341 0.1UF/25V 10KOhm PR8313 Frequency: PR8314 UM6K1N 1 Isat=40A Idc=25A DCR=1.8mOhm MOSFET Spec: +VTT_CPU:1.05V@10A PQ8340A 12 VTT_CPU_SEL1 Ipeak=1.98A DCR=3.3mohm V=6.534mV Inductor Spec: Dynamic: +VTT_CPU VTT_CPU_SEL2 VTT_CPU_SEL1 A Ton=3.85p*Rt(on)/Vin-05=0.3us Frequency=Vout/(Vin*Ton) =500KHZ OCP: H-side and L-side MOSFET:RJK0355DPA-00-JO WPAK Rds(on)=16.5mOhm (Vgs=4.5V) Icont=30A (T=25) Ipeak=120A (Pause=10ms) T1=1ms) (EC to PCH) 17 ME_PWROK 18 SYSTEM_PWRGD +VTT_CPU B B (CPU to power) 19 GFX_VR_ON T4=1.25ms 20 +VTT_CPU_PWRGD/ 21 H_VTTPWRGD (power to CPU) GFX_VID +VGFX_CORE T5=60us(typ.) 22 GFX_PWRGD (power to EC) 23 ALL_SYSTEM_PWRGD T6=110ms (spec.>=99ms) (EC to power) 24 CPU_VRON T7=10~100us +VCORE 25 CLK_PWRGD (inversion of CLK_EN#) A T8=3~20ms (power to EC) 26 VRM_PWRGD A (EC to PCH) 27 PM_PWROK T9=10ms (PCH to CPU) 28 H_DRAM_PWRGD Title : Power On Timing (PCH to CPU) 29 H_CPUPWRGD Size C (PCH to CPU) 30 BUF_PLT_RST# Engineer: Date: Modim Zhang Project Name Rev K42F 1.0 Sheet Tuesday, November 10, 2009 59 of 59 ... C6611 0. 1UF/10V @ 1 C6 609 0. 1UF/10V C +3VSUS C6 608 0. 1UF/10V +5VS C6 607 0. 1UF/10V +5V AC_BAT_SYS C6 606 0. 1UF/10V C6 605 0. 1UF/10V C6 604 0. 1UF/10V C6 603 0. 1UF/10V C6 602 0. 1UF/10V C6 601 0. 1UF/10V +5VS... CE 500 1 47UF/6.3V @ 2 + C 500 2 10UF/6.3V +3VS B +5VS C 500 2 put besides J 500 1.4 R 500 1 10KOhm GND FAN1 22 FAN0_PWM 2 C 500 3 100 PF/50V @ 22 FAN0_TACH C 500 4 100 PF/50V @ SIDE2 SIDE1 WTOB_CON_4P 12G1 700 000 4J... MLCC 0. 01UF/25V (04 02) X7R 10% MLCC 0. 01UF/25V (04 02) X7R 10% CX5 101 CX5 102 0. 01UF/25V 0. 01UF/25V SATA_TXP0 12 SATA_TXN0 12 SATA_RXN0_C SATA_RXP0_C MLCC 0. 01UF/25V (04 02) X7R 10% MLCC 0. 01UF/25V

Ngày đăng: 22/04/2021, 16:44

TỪ KHÓA LIÊN QUAN

w