Digital design width CPLD Application and VHDL - Chapter 6 ppt

... REVIEW PROBLEM 6. 8 Decode the following sequence of hexadecimal ASCII codes. 54 72 75 65 20 6F 72 20 46 61 6C 73 65 3A 20 31 2F 34 20 3C 20 31 2F 32 6. 6 Binary Adders and Subtractors Half and Full ... TERM ➥ add4gen.vhd 260 CHAPTER 6 • Digital Arithmetic and Arithmetic Circuits Figure 6. 23 shows how we can add two BCD digits and get a corrected output. The BCD adder ci...

Ngày tải lên: 14/08/2014, 10:22

... one cell of the circled pair, and B is a coordinate of the other. (Dis- card B/B ෆ .) Y ϭ A ෆ Three- and Four-Variable Maps Refer to the forms of three- and four-variable Karnaugh maps shown ... lengths ❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚ 57 ❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚ ❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙...

Ngày tải lên: 14/08/2014, 10:22

... voltage, and current-sinking capacity of the open-collector gate. FIGURE 11.31 NAND Gates in Wired -AND Connection AY 74LS07 69 0⍀ ϩ 24 V V cc ϭ 5 V FIGURE 11.32 Example 11.14 74LS07 High-Current ... Draw the circuits of CMOS NAND and NOR gates and explain the operation of each. • Design a circuit using a CMOS transmission gate to enable and inhibit digital and ana- log signa...

Ngày tải lên: 14/08/2014, 10:22

... using the sum-of-powers-of-2 method. SOLUTION 128 Ͼ 92 Ͼ 64 1 32 16 8 4 2 1 92 – 64 = 28 64 1 32 16 8 4 2 1 92 – (64 + 16) = 12 64 0 1 1 32 16 8 4 2 1 57 – (32 + 16 + 8) = 1 1 1 1 32 16 8 4 2 1 57 ... 1 /64 1/2 ϩ 1/8 ϩ 1/ 16 ϩ 1 /64 ϭ 32 /64 ϩ 8 /64 ϩ 4 /64 ϩ 1 /64 ϭ 45 /64 ϭ 0.703125 10 ❘❙❚ Fractional-Decimal-to-Fractional-Binary Conversion Simple decimal fractions such as 0....

Ngày tải lên: 14/08/2014, 10:22

... Function 74HC00A High-speed CMOS Quad 2-input NAND 74HC02 High-speed CMOS Quad 2-input NOR 74ALS04 Advanced low-power Schottky TTL Hex inverter 74LS11 Low-power Schottky TTL Triple 3-input AND 74F20 FAST ... differ? 2. 36 List the industry-standard numbers for a quadruple 2-input NAND gate in low power Schottky TTL, CMOS, and high-speed CMOS technologies. 2.37 Repeat Problem 2. 36 for a...

Ngày tải lên: 14/08/2014, 10:22

... other similar CPLD. One such board is available from Intectra Inc. For further informa- tion, contact Intectra at: Intectra, Inc 262 9 Terminal Blvd Mountain View, CA 94043 U.S.A. Ph 65 0-9 6 7-8 818 Fx 65 0-9 6 7-8 8 36 intectra@best.com www.intectra.com ... process used by CPLD design software to inter- pret design information (such as a drawing or text file) and cre...

Ngày tải lên: 14/08/2014, 10:22

... operation of combina- tional circuits. • Design BCD-to-seven-segment and hexadecimal-to-seven-segment de- coders, including special features such as ripple blanking, using VHDL and Graphic Design Files ... active. D 0 D 2 G D 1 Y 1 Y 2 Y 0 Y 3 Y 5 Y 6 Y 4 Y 7 FIGURE 5 .6 3-line-to-8-line Decoder with Enable Table 5.2 Truth Table of a 3-to-8 Decoder with Enable G ෆ D 2 D 1 D 0 Y ෆ...

Ngày tải lên: 14/08/2014, 10:22

... Write the VHDL code for a 1 6- bit latch with common active-HIGH enable, using MAXϩPLUS II latch primitives. 7.4 Edge-Triggered D Flip-Flops Edge The HIGH-to-LOW (negative edge) or LOW-to-HIGH (positive ... Use MAXϩPLUS II to create simple circuits and simulations with D latches and D, JK, and T flip-flops. • Create simple flip-flop designs using VHDL. T he digital circuits studied to...

Ngày tải lên: 14/08/2014, 10:22

... 64 I/O Control Block I/O Control Block I/O Control Block I/O Control Block 6 to 16 6 to 16 16 36 6 to 16 6 6 to 16 I/O Pins 6 to 16 6 to 16 6 to 16 16 16 36 36 6 6 6 6 to 16 6 to 16 6 Output Enables LAB A LAB C LAB B LAB D 6 Output Enables 6 to 16 6 to 16 16 36 6 ... C LAB B LAB D 6 Output Enables 6 to 16 6 to 16 16 36 6 to 16 6 to 16 6 to 16 I/O...

Ngày tải lên: 14/08/2014, 10:22

... diagram and state diagram are shown in Figure 9.12. Since this circuit pro- duces one pulse on Q 2 for every 5 clock pulses, we can use it as a divide-by-5 circuit. 366 CHAPTER 9 • Counters and Shift ... sequence tables of a mod- 16 UP counter and a mod-12 UP counter, respectively. KEY TERMS KEY TERMS FIGURE 9.2 Mod-12 State Diagram and Analog Clock Face 9.1 • Basic Concepts of D...

Ngày tải lên: 14/08/2014, 10:22