Digital design width CPLD Application and VHDL - Chapter 4 docx
Digital design width CPLD Application and VHDL - Chapter 4 docx
... of 74HC type devices required to make this cir- cuit. You may use the following devices: 74HC 04 hex in- verter; 74HC11 triple 3-input AND gate; 74HC4002 dual 4- input NOR gate (there are no 4- input ... terms: 115 ❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚ ❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 9 docx
... Flip-Flop) INPUT RESET INPUT VCC CLOCK Q 3 OUTPUT element Q COUNT CLOCK RESET Q 2 OUTPUT element Q COUNT CLOCK RESET Q 1 OUTPUT element Q COUNT CLOCK RESET Q 0 OUTPUT element Q COUNT CLOCK RESET INPUT AND4 BAND4 AND3 BAND3 AND2 OR2 OR2 OR2 BAND2 DIR FIGURE 9.38 4- bit Bidirectional Counter 9.2 • Synchronous Counters 375 The analysis ... (AND) of all previous Qs. Figure 9.19 shows the...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 10 docx
... 10.8. 48 7 DFF CLRN PRN Q D in1 INPUT q 2 OUTPUT out1 d 0 q 0 OUTPUT out2 DFF CLRN PRN Q D DFF CLRN PRN Q D clk INPUT d 1 q 1 d 2 q 2 q 1 q 0 d 2 d 1 d 0 NOT NOT NOT NOT AND3 AND3 AND3 AND4 AND3 AND3 AND3 OR2 OR2 FIGURE 10.35 Example 10.5 Two-pulse Generator 47 2 CHAPTER 10 • State Machine Design The next-state and output equations are: D ... analog-to -digital converter, as...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 1 pdf
... ϫ 1/ 64 ϭ 1/ 64 1/2 ϩ 1/8 ϩ 1/16 ϩ 1/ 64 ϭ 32/ 64 ϩ 8/ 64 ϩ 4/ 64 ϩ 1/ 64 ϭ 45 / 64 ϭ 0.703125 10 ❘❙❚ Fractional-Decimal-to-Fractional-Binary Conversion Simple decimal fractions such as 0.5, 0.25, and ... using the sum-of-powers-of-2 method. SOLUTION 128 Ͼ 92 Ͼ 64 1 32 16 8 4 2 1 92 – 64 = 28 64 1 32 16 8 4 2 1 92 – ( 64 + 16) = 12 64 0 1 1 32 16 8 4 2 1 57 – (32 + 16...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 2 potx
... Function 74HC00A High-speed CMOS Quad 2-input NAND 74HC02 High-speed CMOS Quad 2-input NOR 74ALS 04 Advanced low-power Schottky TTL Hex inverter 74LS11 Low-power Schottky TTL Triple 3-input AND 74F20 ... 8 123 4 567 V cc 74HC02A 141 3 12 11 10 9 8 123 4 567 V cc 74ALS 04 141 3 12 11 10 9 8 123 4 567 V cc 74LS11 141 3 12 11 10 9 8 123 4 567 V cc 74F20 141 3 12 11 10 9 8 123 4...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 3 ppt
... lengths ❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚ 57 ❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚ ❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚❘❙❚ CHAPTER 3 Boolean Algebra and Combinational Logic OUTLINE 3.1 Boolean Expressions, Logic Diagrams, and Truth...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 5 potx
... group. D 01 D 02 D 03 S D 00 D 0 D 2 D 3 D 1 D 11 D 12 D 13 D 10 Y 0 Y 1 Y 2 Y 3 BCD/7SEG 0 1 0 0 1 0 0 1 BCD 0 BCD 1 7-Segment Display a b c d e f g FIGURE 5.39 Quadruple 2-to-1 MUX as a Digital Output Selector D 2 D 1 D 0 S 0 S 1 D 3 Y 4 4 4 4 4 FIGURE 5 .40 Example 5.7 4- channel 4- bit MUX ➥ quad4to1.vhd quad4to1.scf 188 ... operation of combina- tional circuits. • Design BC...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 6 ppt
... C 0 C 0 A 4 A 3 A 2 A 1 B 4 B 3 B 2 B 1 ⌺ 4 ⌺ 3 ⌺ 2 ⌺ 1 ⌺ 4 ⌺ 3 ⌺ 2 ⌺ 1 C 4 C 0 A 4 A 3 A 2 A 1 B 4 B 3 B 2 B 1 A 4 A 3 A 2 A 1 B 4 B 3 B 2 B 1 4- bit Adder 4- bit Adder FIGURE 6.26 BCD Adder 6.3 • ... Kar- naugh map, as shown in Figure 6. 24, resulting in the following Boolean expression. C 4 Љ ϭ ⌺ 4 Ј ⌺ 3 Ј ϩ ⌺ 4 Ј ⌺ 2 Ј The BCD carry output C 4 is given by: C...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 7 doc
... Write the VHDL code for a 16-bit latch with common active-HIGH enable, using MAXϩPLUS II latch primitives. 7 .4 Edge-Triggered D Flip-Flops Edge The HIGH-to-LOW (negative edge) or LOW-to-HIGH (positive ... Use MAXϩPLUS II to create simple circuits and simulations with D latches and D, JK, and T flip-flops. • Create simple flip-flop designs using VHDL. T he digital circuits studied to...
Ngày tải lên: 14/08/2014, 10:22
Digital design width CPLD Application and VHDL - Chapter 8 doc
... Signals 24 8 2 6 LAB Local Interconnect LAB Control Signals Column-to-Row Interconnect Column Interconnect Row Interconnect 4 4 4 4 4 4 4 4 4 4 8 2 16 4 16 8 FIGURE 8.26 FLEX10K LAB (Courtesy of Altera) Embedded ... Diagram 356 CHAPTER 8 • Introduction to Programmable Logic Architectures d[3 0] LUT OR Cascade Chain LE1 d[7 4] LUT LE2 d[(4n-1) (4n -4 ) ] LUT LE n d[3 0] LUT...
Ngày tải lên: 14/08/2014, 10:22