1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Acer iconia tab w3 (w3 81x w3 83x) compal LA a411p (ZEJV4) rev 0 2 схема

33 13 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Nội dung

A B C D E Compal Confidential Model Name : Cheetah_CT File Name : ZEJV4 BOM P/N: 2 Compal Confidential ZEJV4 LA-A411P Schematics Document Intel Clover Trail 2013-03-25 REV: 0.2 3 4 ssued Date Compal Electronics, Inc Compal Secret Data Security Class fication 2013./02/0 Deciphered Date 201 /0 /01 HIS SHEE O ENGINEERING DRAWING S HE RO R E AR RO ER O COM A E EC RONICS INC AND CON AINS CON IDEN IA AND RADE SECRE IN ORMA ION HIS SHEE MA NO BE RANS ERED ROM HE CUS OD O HE COM E EN D VISION O R&D DE AR MEN EXCE AS AU HORIZED B COM A E EC RONICS INC NEI HER H S SHEE NOR HE IN ORMA ON I CON AINS MA BE USED B OR DISC OSED O AN H RD AR WI HOU R OR WRI EN CONSEN O COM A E EC RON CS INC A B C D Ti le SCHEMATICS, MB AA411 S ze Docume t umbe Cust m ev A 4019P5 Date: Sheet Tuesday Ap il 02 2013 E of 33 A B C D E System Block Diagram MIPI_DSIX4 MIPI 2LVDS Bridge Renesas UPD60802A Page 12, 13 Page 23 Accelerometer Compass LVDS LCD I2C_SCL-SENSOR_3P3 Clover View Sensor HUB I2C_SDA-SE SOR_3P3 ST LSM303DLHC STM32F103CBU6TR Page 20 I2C I2C Gyro ST L3G4200D HDMI I2C Page ~ 10 ALS Capella Page 19 WIFI/BT Combo USI CM3218 AH663 I2S UART0 SDIO1 2GB LPDDR2 CO-POP USB2.0 port USB ULPI PHY Page 18 LS Touch Screen 14mmx14mm uHDMI conn TypeD MIPI-CSI1 x1 I2C 2.0M front Camera I2C MIPI-CSI4 x1 2.0M Rear Camera I2C I2S I2S AUDIO CODEC Realtek I2C ENE IO3737 Page 15 Page 15 ULPI Page 18 Digital Mic X ALC5642 Page 22 DC-DC AC Brick SPI System VR PMIC Page 28~ 32 Charger EC SVID PMIC_PWRGD I2C Page 23 Battery PSS PMIC INT EXITSTBY Power rails Fuel gauge Acer/Intel Debug port Page 26 SPI_0 LS EMMC eMMC HomeKey Board SPI NOR Sandsisk Winbond W25Q32 SDIN5C4-64GB 4Mbit Page 16 SDIO0 uSD Page 17 Page 11 ssued Date Compal Electronics, Inc Compal Secret Data Security Class fication 2013./02/0 Deciphered Date 201 /0 /01 HIS SHEE O ENGINEERING DRAWING S HE RO R E AR RO ER O COM A E EC RONICS INC AND CON AINS CON IDEN IA AND RADE SECRE IN ORMA ION HIS SHEE MA NO BE RANS ERED ROM HE CUS OD O HE COM E EN D VISION O R&D DE AR MEN EXCE AS AU HORIZED B COM A E EC RONICS INC NEI HER H S SHEE NOR HE IN ORMA ON I CON AINS MA BE USED B OR DISC OSED O AN H RD AR WI HOU R OR WRI EN CONSEN O COM A E EC RON CS INC A B C D Ti le SCHEMATICS, MB AA411 S ze Docume t umbe Cust m ev A 4019P5 Date: Sheet Tuesday Ap il 02 2013 E of 33 Power rail Net name DC_IN V_BATTERY VBATA System V5A V3.3A V5S D V3.3S V_VCC PMIC BUCK Converter V_VNN V_VNNAON V_1P22_VCCAON V_1P80_AON V_1P08_VCCAON V_1P08_VCCAS V_1P08_VCC PMIC V_1P00_VCCAS PMIC LDO V_1P00_VCCA V_2P85_1P80_VCCSDIO V_2P80_VPROG1 V_2P80_VPROG2 V_2P85_EMMC1 V_2P85_EMMC2 V_1P80_AON V_1P80_VCCAON C PMIC PWM output V_1P80_VCC V_3P30_VCC Voltage 5V or 12V Max 4.2V 3.4V~4.2V 5V 3.3V 5V 3.3V 0.3~1.2V 0.6~1.2V 0.6~1.2V 1.250V 1.836V 1.08V 1.08V 1.08V 1.025V 1.025V 2.85V 1.2V 1.2V 2.85V 2.85V 1.8V 1.8V 1.8V 3.3V Comment adapter input Battery input It's tablet's B+ Should be 5VALW Should be 3VALW Should be 5VS Should be 3VS 0.95V is default value 0.95V is default value 0.95V is default value 1.25V is default value 1.836V is default value D 2.85V is default value 1.2V is default value 1.2V is default value No routing C IO MAP Interface MIPI DSI MIPI CSI MIPI HSI LPC EMMC HDMI SDIO B SVID SPI ULPI UART I2S I2C A Device LVDS Bridger X1 X1 2M Camera 2M Camera NC NC EMMC NC HDMI Conn Micro SD B WIFI/BT NC PMIC 1 2 3 FLASH ROM/PMIC/XDP XDP Test Point NC Internal USB POGO conn WIFI/BT NC XDP Codec BT PCM NC Codec LVDS / Panel / Touch screen 2M rear camera A Charger / Battery / PSS HDMI 2M front camera Codec / Sensor Hub ssued Date Compal Electronics, Inc Compal Secret Data Security Class fication 2013./02/0 Deciphered Date 201 /0 /01 HIS SHEE O ENGINEERING DRAWING S HE RO R E AR RO ER O COM A E EC RONICS INC AND CON AINS CON IDEN IA AND RADE SECRE IN ORMA ION HIS SHEE MA NO BE RANS ERED ROM HE CUS OD O HE COM E EN D VISION O R&D DE AR MEN EXCE AS AU HORIZED B COM A E EC RONICS INC NEI HER H S SHEE NOR HE IN ORMA ON I CON AINS MA BE USED B OR DISC OSED O AN H RD AR WI HOU R OR WRI EN CONSEN O COM A E EC RON CS INC Ti le SCHEMATICS, MB AA411 S ze Docume t umbe Cust m Date: ev A 4019P5 Tuesday Ap il 02 2013 Sheet of 33 Clock Distribution I2C Routing MB AT28 AN27 D I2C_0_SCL I2C_0_SDA Level shifter +V_1P80_VCCAON LEVEL : 1.8V I2C_0_SCL_LS I2C_0_SDA_LS +V3.3S LEVEL : 3.3V Panel Touch OSC_CLK_OUT_0 (19.2MHz) OSC_CLK_OUT_1 (6 27MHZ) OSC_CLK_OUT_2 (6 27MHZ) OSC_CLK_OUT_3 (19.2MHz) Codec JTAG2_TDI 2M Camera JTAG2_TCK 2M Camera JTAG2_TMS, LVDS bridge SOC Address:TBD AU27 AT26 Address:TBD I2C_1_SCL I2C_1_SDA USB_ULPI_0_REFCLK (19.2MHz) USB_ULPI_1_REFCLK (19.2MHz) D X1 Osc 19.2 MHz USB PHY USB PHY Y1 Crystal 38.4MHz 2M Rear CAM I2C_2_SCL Address:0x50 AM26 I2C_2_SDA AV26 +V_1P80_VCCAON C C LEVEL : 1.8V SLP_CLKOUT2 (32.768KHz) WIFI/BT Y1201 EC Intel Clover Lake I2C_3_SCL_HDMI Level shifter F8 I2C_3_SDA_HDMI H4 +V_1P22_VCCAON LEVEL : 1.25V PMIC PSS Crystal 32.768KHz SCL_HDMI_CONN SDA_HDMI_CONN +5VS LEVEL : 5V Sensor Hub HDMI Sensor/BD I2C_4_SCL AE5 I2C_4_SDA Crystal 12MHz AF4 +V_1P80_VCCAON LEVEL : 1.8V B B 2M front CAM Address: I2C_5_SCL AF6 I2C_5_SDA AD2 +V_1P80_VCCAON I2C_5_SCL_LS_3P3 I2C_5_SDA_LS_3P3 Level shifter +V3.3A LEVEL : 3.3V LEVEL : 1.8V Address: Sensor Hub I2C_SCL_SENSOR_3P3 I2C_SDA_SENSOR_3P3 +3VS LEVEL : 3.3V Address: 0x40 CODEC Gyro Address: R=0xD3,W=0xD2 Address: R=0x39,W=0x38 G-Sensor + E-Compass Address: E-Compass R=0x3D,W=0x3C ALS Address: 0x48,0x0C G-Sensor R=0x33,W=0x32 A A ssued Date Compal Electronics, Inc Compal Secret Data Security Class fication 2013./02/0 Deciphered Date 201 /0 /01 HIS SHEE O ENGINEERING DRAWING S HE RO R E AR RO ER O COM A E EC RONICS INC AND CON AINS CON IDEN IA AND RADE SECRE IN ORMA ION HIS SHEE MA NO BE RANS ERED ROM HE CUS OD O HE COM E EN D VISION O R&D DE AR MEN EXCE AS AU HORIZED B COM A E EC RONICS INC NEI HER H S SHEE NOR HE IN ORMA ON I CON AINS MA BE USED B OR DISC OSED O AN H RD AR WI HOU R OR WRI EN CONSEN O COM A E EC RON CS INC Ti le SCHEMATICS, MB AA411 S ze Docume t umbe Cust m Date: ev A 4019P5 Tuesday Ap il 02 2013 Sheet of 33 PMUX INPU R1249 150K_0 02_ % +V ATA G B G 8D 2G_SC Q1201 R1253 0K 0402_ % @ 2/6) C1 03 2U_0 02 10 _UM 0K_040 _1% Change pull high to +VBATA R12 10K 0402_ % 1K_040 _1% _ACOK D R1 M C0 5EUB S8 2 R1 WRGD MC H BA BATT_ACOK H=>0.65*+VBATA L=>0.17*+VBATA A CHARGER 2 R1260 100K_ 2_ % R 4@ _040 _1% 29 U20 BOM S ru tu e @ R 231 0_020 _5% R1250 51K_04 2_ R124 100K_0 02_1% REGN D +V ATA +V V A C C C1 01 U 0201_6 M U1201C C12 @ R 258 0_020 _5% 2 0_02 1_5 R12 CHR_ ED# D6   1U2 020 _ 6M EN_ S C4 E CHR ED U_0 02_10 @ R1 18 R1 19 10 12 14 2 _02 1_5% 200K 0402_ % @ R1 20 0_0 01_5% @ BAT ID  ho  t  GND 1 Z 29 23 29 MIC_CHARGE_COM E E CHARGE_D SAB E_EC BA D Chan e Net name  o CHARGE_DI AB E_EC 1 12 29 BA _ SE R121 _0201 5% G G H D5 E E6 E _1 50_ RE BU 18 +V 2 R1246 +V 2 2 C 209 1U_0201 6M V A 1_1% 100 M C_RESE # EX RESE N ROCHO _N 24 WRB N_N HERM RI # M C_ WRGD 25 1218 @ R1 22 @ R1 23 _02 1_5% _02 1_5% @ R1 2 _02 1_5% G4 H _02 1_5% H B G5 D4 SDWNB HERM @ R1 34 D S S HERM1 S S HERM2 S S HERM3 1%_NC 15WB4 1%_NC 15WB4 2 2 Close PM C 29 29 R251 BA BA C E8 6 19 S D SENSEN SENSE K_0 R2 16 K_0 C o e SOC 1%_NC 15WB4 1%_NC 15WB4 Close  CD Panel R2515 K_0 K_0 B R 514 MODEM_RS B SD BOO USBDC Z 121 24 25 29 B R2513 K 0402_ % 5V I M R CX A IN R CX A OU A B D C R CX A IN R CX A OU C K2 Close Cha ge   C 9 9 B8 S D_C KOU S D_C KS NC S D_DOU S D_DIN D9 E9 3RC 3RC 3RC 3RC ES MODE_MUX# 1220 1221 E M4 K5 +V 22 V V3 3A RESE B EX RESE B ROCHO B SDWNB G O V7 WRB NB HERM RI B WRGD ADCVDD B HERM S S HERM0 S S HERM S S HERM2 S S HERM3 BA SENSEN BA SENSE G ADC8 R CX A N R CX A OU S C K S C K2 SV DC K N SV DC KS NCH SV DD N SV DDOU ES MODE ES VAN ES VAN2 ES D G0 ES D G VBA VS S VS S2 VS S3 BKU S IVDD S MISO S MOSI S C K S SSB S DEBUG GND D G GND D G2 GND D G3 GND_D G GND_D G GND_D G GND_G IO0HV GND_G IO HV GND_G IO HV2 GND_ WM GND_ADC _020 _5% @ R123 @ R12 _020 _020 _5% MIC_S _DBG_C K MIC_S _DBG_SS# MIC_S _DBG_MOSI MIC_S _DBG_MISO N7 +V ATA 12 O G_CN R R8 R9 5A_EN 1209 C1212 1U_0 01_6 6M C1213 1U_0 01_6 6M VBA A 30 25 25 25 25 +V ATA 216 D2 H6 R1 21 M M K R1241 0_ 201_5% M_S _0_ D 20_ 201_ M_S _0_ R N 2 M_S _0_S 0_02 1_5% S IGND GND_ANA GND_ANA3 GND_ANA5 GND_ANA GND_ANA @ R12 M C_O G 0_0 03_5% V S _0_SDI S _0_SDO S _0_C K S _0_SS0 11 11 15 11 D B E4 R 232 @ _060 _5% +V V 22 V CHGR C A C1205 C 208 1U_0201 6M C1214 1U_020 _6 6M C1206 C120 1_6 6K R1229 24 9K_04 2_1% VEE ROG MIC_ ANE _EN R U8 1_6 6K R1 28 9K 0402_ % IO0HV O0HV0 O0HV O0HV2 O0HV3 IO HV O HV0 O HV O HV2 O HV3 1U_0 R1226 24 9K_04 2_1% VDD_G G G G G VDD_G G G G G 1U_0 R 225 K_0402 1% S0 S 31 1U 02 1_6 6M R12 @ 10K_ 201_1% R1224 24 9K_0 02_1% A3 M C_USB_DC # 24 VBUS CHR ED BA D ACOK BCUDISCRI BCUDISA BCUDISB CHGCOM CHRDIS MBI BI MIC BACK IGH _EN 3S_EN 30 5S_EN 30 203 205 M6 C1204 N4 N6 @ BACK IGH EN EX 3SVREN EX 5SVREN EX VDD BEN EX VDD VREN ANE EN R12 10K 02 1_ % R1203 10K_ 201_1% 2 R1206 10K_0 01_1% @ WM0 WM WM2 D _ OWBA D _ OWBA D _ OWBA B5   12 +V R 20 10K_02 1_1% @ WMVDD C 2 _ WM 2 D S _SEC_BK WM2 12 12 D S _BRDG_ WM A R C8 M5 R12 @ 10K 0201_ % 12 13 U M C_S _DEBUG U7 25 B R12 10K 0201_ % G C @ R12 10K 0201_ % @ R1205 10K_ 201_1% R1202 10K_0 01_1% 2 R 201 10K_02 1_1% AGND A _ MC A R1 56 K_0201 1% @ R 255 10K_02 1_1% @ ES MODE MUX ES MODE_MUX# G Q1205 @ N S4001N G SC 0-3 25 A A 20 02 04 I sued Date SS S YB S BY S S Compal Electronics Inc Compal Sec et Data Secu i y Classi ca ion S S SS BY Y 20 04 Deciphe ed Da e Y Y Y B i e S S S Y S SS S SCHEMA CS MB AA411 S VS Y S S S ze A1 D te Docume t Number ev A 4019P5 u sd y Apr l 02 2013 Sheet 26 f 33 Add  DO  o  EC powe  1 U GND NC EN GND GND Change net name 1 3 R 544 R 542 R 530 R 532 2 00_0 _ % 00_0 _ % 00_0 _ % 00_0 _ % I2C_2_SDA_EC I2C_2_SC _EC S 29 BI 24 23 23 BA ++ CB20 2K - R 535 0_020 _5% 80 @ D 0080 - +EC_VCC C 529 7U_04 2_6 3V6M VOU C 528 7U_04 3V6M 2 C 527 2U_0402_6 3V M R 53 @ 0_0 _ % EX RESE _N ACES_504 VN Pc1527 for reset function 0220 Swap P n o de  1 Q 50 AON7403 _D N8 R 08 00K_040 _ % HCB20 2K - AC N_dete t# V8 C0 5EUB S8 R 07 00K_040 _ % DC_ N Change  o 5 pin DC N connec o  1 _UM Q 503 503 _0805 2 _ GND GND2 C 00 _ _UM A044EUB S8 2 Q ACIN_de e # D C 505 R 09 0K_0402_ % _0402_50V7K 02 _0603_2 V K ER R 0K_0402_5% C 26 U_0402_2 V6 +V_BA PMUX INPU Q 502 AON7403 _D N8 5 C 524 000 _0402_25V8 DC_IN BI pull low to GND 0306 50 50_0805 2 R 5 0_020 _5 +V ATA 24 25 26 2/6) C 0 U_04 2_25V7K Change input to +VBATA C 508 000 _0402_25V8 C C change PH source in PVT (0311) V +V ATA CHR_ ED G BA Change net name  o  ink EC 1 Q 505 @ N S400 N G_SC70 BA SE 22 R 52 K 020 _ % S BA _ O G CE _ SE IN REGN REGN @ R 522 0K_020 _ % R K 02_ % D 0U_0402_6 3V6M R I IM S2 22U_0603_6 3V6M 43 02_ 206_ % 4A,160mil,8via 4 2 324_0 02_ % R 520 V_BA C 5 7U_0402_6 3V6M REGN S BA BQ24 92 RGER_Q N24_4X _060 _2 V K 23K_0 24 2_ 30 K_0 27 2_ BA SENSE SENSEN C 522 Add net name to l nk EC 1 HARGE_DISAB E_EC C 52 23 26 ERY B C 523 0U_0402_6 3V6M H 0_ SW 8 020 _5% U_020 _6 3V6M D @ CHG_IN #_EC U_020 _6 3V6M GND_ GND C 520 R 0K_020 _ % SC 2 C 04 U_ 402_ 6V7K B S S S SDA @ R 20 S S_ G 2C_2_SDA_EC B S S A   intel request 0108 U_020 _6 3V6M   C 525 C     C   SW2 MD   CHG_IN # +V ATA VBUS 23 _020 _ % 24 0_ 20 _ % C U_020 _6 3V6M 0_0 _5% @ 79 2 @ 25 B R 5 33 4A,160mil,8via 50 SW 2C_2_SDA E ER CHARG R_ WRGD 502 2R2MN Z0 _4A_20% U 50 2 _CHARGE COM Mount P 1533  o  PMIC sequence 1 2UH_ M C05 5H VBUS_ R 30 K_0402_ % 2C_2_SC 23 R @ 020 _5% E E_EC 23 0_0 _5% CHARGE_COM C U_0603_25V6K _ 5V6K 53 _ AD M 26 @ +V ATA 2 2K_020 _ % R R 2K_020 _ % R 0K_020 _ % R 52 2A,80mil,4via change to 0805 25V 0220 CHARGER_ WRGD_EC HERMA 0U_0402_6 3V6M 26 Add net name  o  ink EC 1 26 RB55 V-30_S D323-2 +V ATA B S S C @ R 526 0K_020 _ % 29 U_0402_ 6V6K eed modify the OTP setting (2/6) BA _ SE 26 R 529 0K_020 _ % A A Compal Sec et Data Secu ty Classi cat on ssued Date 20 02 04 Dec phe ed Date 20 04 te HIS SHEE OF ENGINEERING DRAW NG S HE PROPRIE ARY PROPER Y OF COMPA E EC RONICS NC AND CON AINS CONF DE S ze AND RADE SECRE NFORMA ION HIS SHEE MAY NO BE RANSFERED FROM HE CUS ODY OF HE COMPE EN D VIS ON OF &D D DEPAR MEN EXCEP AS AU HORIZED BY COMPA E EC RONICS NC NEI HER HIS SHEE NOR HE NFORMA ION I CON AINS MAY BE USED BY OR DISC OSED O ANY H RD PAR Y WI HOU PRIOR WRI EN CONSEN OF COMPA E EC RON CS INC Date Compal Electronics nc SCHEMA ICS MB AA411 Document Numbe ev A 4019P5 ue day Ap l 02 20 Sheet 29 o 33 Version change list (P.I.R List) Item Reason for change Add EC to control charger Add EC to control charger PG# 27,30 Page of for PWR Modify List Date Phase Change Net name PMIC_CHARGER_DISABLE to CHARGER_DISABLE_EC 1/3 DVT 1/3 DVT 1/3 DVT D D Swap battery connector pin order to follow Acer define 30 Add net name I2C_2_SCL_EC,I2C_2_SDA_EC,CHARGER_PWRGD_EC, CHARGE COMPLETE EC,CHG INT# EC Swap PJP2801 pin order Add +EC_VCC power rail 30 Add PU301,PC1527,PC1528,PC1529 1/3 DVT Change DCIN connector from 4pin to 5pin 30 Change JP1 to ACES_88266-05001 1/3 DVT PMIC sequence issue 30 Mount PR1533 1/3 DVT POWER rail V5A need to set higher change PU1604 PN to TPS61030 31 change PU1604 PN to TPS61030 1/8 DVT POWER rail V5A need to set higher change PU1604 PN to TPS61030 change vender to common material 31 mount PR1601 PR1602 1/8 DVT PC102,PC1511,PC1518 PC15130 PC1526 1/8 DVT 11 Follow intel schematic 30 PC1525 PC1516 PC1530 1/8 DVT 12 TI PMIC AC only bug 13 intel request 30 PC1331 3/5 EVT 3/5 EVT 30 C 10 14 follow intel schematic 30 PR1629 C 15 B 16 B 17 18 19 20 A A Compal Electronics, Inc Compal Secret Data Security Classification 2013./02/04 Issued Date Deciphered Date 2014/04/01 T tle THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENT L Size AND TRADE SECRET NFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D A3 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: SCHEMATICS, MB AA411 Document Number Rev A 4019P5 T esda il 02 2013 S eet 32 of 33 Version change list (P.I.R List) Item D C Reason for change PG# Page of for HW Modify List Date Phase Change pwoer LED power to +EC_VCC 24 change panel SHLR/UPDN strap (0,0) 13 change touch I2C pull high resister 24 touch board connector pin1 error 24 swap JTCH1 03/15 PVT fine tune the crystal clock ,20 change C1,C2 ,C711,C712 to 18P 03/15 PVT 03/15 PVT unpop R678 03/15 PVT chg R670,R671 to 1.5K R 0402 03/15 PVT add screw hole 23 add H6 change RF component for RF request 19 change R61 to C51 Reserve Rst btn pull up to +EC_VCC 24 Reserve ANT2 circuit 19 10 change JWIN1 PIN8 to DGND 11 03/18 PVT 03/18 PVT Add R726 03/18 PVT remove JANT1 , R97, JANT2 , ANT2 , L31, C52 , R106 , R98 03/20 PVT 23 03/20 PVT change R723,R725 to R0402 22 03/20 PVT 12 net "EC_INT#_LS'' wrong pwoer rail 23 chenge R663 pull up to +EC_VCC 03/20 PVT 13 EMC request C3,C4,C5,C6 change to 1000P and POP C3,C4,C5 03/20 PVT 14 EMC request 18 change D50 to EMC@ 03/20 PVT 15 16 EMC request ,12 add C52,C53 for net "DISP_BRDG_RESET_N" 03/20 PVT +V_3P30_VCC discharger change R681 to 0603 and pop Q11,R681 03/21 PVT 17 23 chg H4 to 2P5N 03/21 PVT 18 24 Chg hole sensor U2 to AH180WG-7_SC59-3 03/21 PVT modify sensor strap setting 20 POP R1061,R1069,R1070 ; unpop R1067,R1063,R1064 03/25 PVT POP RTC curcuit 24 POP R722,Q16 03/25 PVT 19 20 , R104 to C52 , R105 to L31 D C B B A A Compal Electronics, Inc Compal Secret Data Security Classification 2013./02/04 Issued Date Deciphered Date 2014/04/01 T tle THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENT L Size AND TRADE SECRET NFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D A3 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: SCHEMATICS, MB AA411 Document Number Rev A 4019P5 T esda il 02 2013 S eet 33 of 33 ... R 12 @ 10K 02 01_ % 12 13 U M C_S _DEBUG U7 25 B R 12 10K 02 01_ % G C @ R 12 10K 02 01_ % @ R1 20 5 10K_ 20 1 _1% R1 20 2 10K _0 01_1% 2 R 20 1 10K _ 02 1_1% AGND A _ MC A R1 56 K _ 02 01 1% @ R 25 5 10K _ 02 1_1%... GND2 C 00 _ _UM A044EUB S8 2 Q ACIN_de e # D C 505 R 09 0K _04 02_ % _04 02_ 50V7K 02 _06 03 _2 V K ER R 0K _04 02_ 5% C 26 U _04 02_ 2 V6 +V_BA PMUX INPU Q 5 02 AON7 403 _D N8 5 C 524 00 0 _04 02_ 25V8 DC_IN BI... 505 @ N S 400 N G_SC 70 BA SE 22 R 52 K 02 0 _ % S BA _ O G CE _ SE IN REGN REGN @ R 522 0K _ 02 0 _ % R K 02 _ % D 0U _04 02_ 6 3V6M R I IM S2 22 U _06 03_6 3V6M 43 02 _ 20 6 _ % 4A,160mil,8via 4 2 324 _0 02_

Ngày đăng: 22/04/2021, 17:36

TỪ KHÓA LIÊN QUAN