1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Acer extensa 5220 5620 5620z

45 10 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Nội dung

A B C D Columbia/Tangiz Block Diagram Project code: 91.4T301.001 PCB P/N : 48.4T301.0SA REVISION : 06236-SA Mobile CPU CLK GEN 2.0G : 71.MEROM.A0U 2.33G : 71.MEROM.B0U 71.09502.00W 533/667MHz 533/667 MHz PCB STACKUP TV Out 4, TOP 14 CRT DVI 44 APL5915 VGA Borad 1D8V_S3 TI PCI7412 PCIe ports MIC In PCI/PCI BRIDGE 14 PCI BUS CP2211F 1394 CONN 27 25/26 LPC I/F Matrix Storage Technology(DO) Active Managemnet Technology(DO) 31 TXFM INPUTS 27 24 16,17,18,19 USB PCI Express PATA New card29 SATA 22 4.0A 5V 100mA CPU DC/DC PCIex1 MAX8770 Mini Card Kedron a/b/g/n 29 LPC BUS MINI USB BlueTooth KBC SPI I/F Winbond 22 WPC8768L BIOS W25X80-VSS 34 32 35,36 OUTPUTS DCBATOUT 71.0ICH8.A0U 18V UP+5V INPUTS MODEM MDC Card 41 OUTPUTS DCBATOUT RJ45 24 BCM5787M 23 Serial Peripheral I/F OP AMP G1412 RJ11 ISL6255 CHG_PWR LAN GIGA High Definition Audio INT.SPKR Line Out (No-SPDIF) ISL CHARGER ETHERNET (10/100/1000MbE) G1431Q 31 in 40 1D5V_S3 (7.5A) 10 USB 2.0/1.1 ports OP AMP 31 APW5912 MS/MS Pro/xD/ MMC/SD SATA PATA 66/100 2D5V_S0 (300mA) 3D3V_S5 Cardbus Cardreader ACPI 1.1 3D3V_S0 Support TypeII 27 26 APL531230 PCMCIA SLOT PWR SW 41 1D25V_S0 (2A) 28 C-Link0 ICH8M 30 41 DDR_VREF_S0 (1.5A) BOTTOM Line In AZALIA TPS51100 1D8V_S3 GND PCMCIA I/F ALC268 1D05V_S0(9.5A) DCBATOUT S 14 6,7,8,9,10,11 X4 DMI 400MHz Codec OUTPUTS DDR_VREF_S3 71.CREST.00U 12,13 39 Max8717 S LCD LVDS, CRT I/F 533/667MHz SYSTEM DC/DC 1D8V_S3(8.5A) INTEGRATED GRAHPICS 533/667 MHz 5V_S5(6A) DCBATOUT INPUTS VCC DDR Memory I/F DDR2 20 Crestline AGTL+ CPU I/F 12,13 OUTPUTS 15 DDR2 INPUTS G792 667/800MHz@1.05V HOST BUS 38 MAX8744 3D3V_S5(7A) Merom 479 2G/2.33G ICS 9LPRS502 (RTM875T-605) E SYSTEM DC/DC VCC_CORE_S0 0~1.3V 47A LPC DEBUG CONN 35 Finger print P2231NFC1 29 HDD 21 34 CDROM 21 Touch Pad 33 INT KB 33 FIR 32 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C USB Port22 Title CAMERA 13 BLOCK DIAGRAM Size A3 Document Number Date: Monday, February 26, 2007 Rev -1 Columbia/Tangiz Sheet of 45 A B ICH8M Functional Strap Definitions ICH8-M EDS 21762 Usage/When Sampled Signal HDA_SDOUT XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK 2.0V1 C page 16 Comment Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h) PCIE config1 bit0, Rising Edge of PWROK This signal has a weak internal pull-down Sets bit0 of RPC.PC(Config Registers:Offset 224h) GNT2# PCIE config2 bit0, Rising Edge of PWROK GPIO20 Reserved This signal has a weak internal pull-up Sets bit2 of RPC.PC2(Config Registers:Offset 0224h) This signal should not be pulled high HDA_SYNC GNT1#/ GPIO51 ESI Strap (Server Only) Rising Edge of PWROK Top-Block Swap Override Rising Edge of PWROK GNT3# GNT0#/ SPI_CS1# INTVRMEN LAN100_SLP ESI compatible mode is for server platforms only This signal should not be pulled low for desttop and mobile Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space) Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down Boot BIOS Destination Selection Rising Edge of PWROK Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable Always sampled Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10) GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable Always sampled Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high PCI Express Lane Reversal Rising Edge of PWROK Signal has weak internal pull-up Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8) No Reboot Rising Edge of PWROK If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature) The status is readable via the NO REBOOT bit TP3 XOR Chain Entrance Rising Edge of PWROK This signal should not be pull low unless using XOR Chain testing GPIO33/ HDA_DOCK _EN# Flash Descriptor Security Override Strap Rising Edge of PWROK This signal has a weak internal pull-up Sampled low:the Flash Descriptor Security will be overridden If high,the security measures will be in effect.This should only be used in manufacturing environments SATALED# SPKR D ICH8M Integrated Pull-up and Pull-down Resistors ICH8-M EDS 21762 SIGNAL E Crestline Strapping Signals and Crestline EDS 20954 Configuration page 2.0V1 Resistor Type/Value Pin Name Strap Description CFG[2:0] FSB Frequency Select HDA_BIT_CLK PULL-DOWN 20K HDA_RST# NONE HDA_SDIN[3:0] PULL-DOWN 20K CFG[4:3] Reserved HDA_SDOUT PULL-DOWN 20K CFG5 DMI x2 Select HDA_SYNC PULL-DOWN 20K CFG[8:6] Reserved GNT[3:0] PULL-UP 20K GPIO[20] PULL-DOWN 20K LDA[3:0]#/FHW[3:0]# PULL-UP 20K LAN_RXD[2:0] PULL-UP 10K LDRQ[0] PULL-UP 20K LDRQ[1]/GPIO23 PULL-UP 20K PME# PULL-UP 20K PWRBTN# PULL-UP 20K SATALED# PULL-UP 15K SPI_CS1# PULL-UP 20K SPI_CLK PULL-UP 20K SPI_MOSI PULL-UP 20K SPI_MISO PULL-UP 20K TACH_[3:0] PULL-UP 20K SPKR PULL-DOWN 20K TP[3] PULL-UP 20K USB[9:0][P,N] PULL-DOWN 15K CL_RST# PULL-UP 13K 1.0 Configuration 001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved = DMI x2 = DMI x4 (Default) Low Power PCI Express = Normal mode = Low Power mode CFG9 PCI Express Graphics Lane Reversal = Reverse Lanes,15->0,14->1 ect 1= Normal operation(Default):Lane Numbered in order CFG[11:10] Reserved CFG[13:12] XOR/ALL Z test straps CFG[15:14] Reserved CFG16 FSB Dynamic ODT CFG[18:17] Reserved CFG19 DMI Lane Reversal 00 01 10 11 = = = = (Default) Reserved XOR mode enabled All Z mode enabled Normal Operation (Default) Reserved = Dynamic ODT Disabled = Dynamic ODT Enabled (Default) = Normal operation (Default):lane Numbered in order =Reverse Lane,4->0,3->1 ect CFG20 SDVO/PCIE Concurrent = Only SDVO or PCIE x1 is operational (Default) =SDVO and PCIE x1 are operating simultaneously via the PEG port SDVOCRTL _DATA SDVO Present = No SDVO Card present (Default) 1= SDVO Card present NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWORK in signal History 2 ICH8M IDE Integrated Series Termination Resistors DD[15:0], DIOW#, DIOR#, DREQ, approximately 33 ohm DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ PCI Routing IDSEL TI7412 INT page 17 USB REQ G:CARDBUS AD22 B:1394 F:Flash Media G:SD Host PCIE Routing USB Table GNT Pair Device USB1 NC USB2 USB4 USB3 BLUETOOTH LAN BCM5787M WEBCAM LANE2 MiniCard WLAN FT LANE3 NewCard WLAN MINICARD NEW1 LANE1 UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Reference Size A3 Document Number Date: Monday, February 26, 2007 Rev -1 Columbia/Tangiz Sheet of 45 A B C D E 3D3V_S0 3D3V_S0 3D3V_S0 -1 VDDSRC VDDCPU PCLKCLK0 12 20 26 36 45 49 VDD96_IO VDDPLL3_IO VDDSRC_IO VDDSRC_IO VDDSRC_IO VDDCPU_IO PCI0/CR#_A C253 SC27P50V2JN-2-GP 1 22R2J-2-GP PCLKCLK1 PCI1/CR#_B 22R2J-2-GP PCLKCLK2 PCI2/TME PCLK_FWH R183 22R2J-2-GP PCLKCLK3 PCI3 32 PCLK_KBC R184 22R2J-2-GP PCLKCLK4 PCI4/27_SELECT 17 PCLK_ICH R185 22R2J-2-GP PCLKCLK5 PCI_F5/ITP_EN PCLK_PCM 34 R604 TPAD30 TP66 26 GEN_XTAL_IN R180 10MR2J-L-GP R176 GEN_XTAL_OUT -1 X2 0R0402-PAD R188 22R2J-2-GP 17 CLK48_ICH X-14D31818M-44GP 4,7 R186 2K2R2J-2-GP CPU_SEL0 GEN_XTAL_OUT_R SC27P50V2JN-2-GP DY C239 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP 2 SC4D7U10V5ZY-3GP X2 X1 10 USB_48MHZ/FSLA 63 64 SRCT0/DOTT_96 SRCC0/DOTC_96 13 14 DREFCLK_1 DREFCLK#_1 27MHZ_NONSS/SRCT1/SE1 27MHZ_SS/SRCC1/SE2 17 18 CLK_PCIE_NEW_R CLK_PCIE_NEW#_R SRCT2/SATAT SRCC2/SATAC 21 22 CLK_PCIE_SATA_1# CLK_PCIE_SATA_1 SRCT3/CR#_C SRCC3/CR#_D 24 25 CLK_MCH_3GPLL_1 CLK_MCH_3GPLL_1# SRCT4 SRCC4 27 28 CLK_PCIE_MINI_12 CLK_PCIE_MINI_12# PCI_STOP# CPU_STOP# 38 37 SRCT6 SRCC6 41 40 SRCT7/CR#_F SRCC7/CR#_E 44 43 CPUT2_ITP/SRCT8 CPUC2_ITP/SRCC8 CPUT1_F CPUC1_F 57 FSLB/TEST_MODE 2K2R2J-2-GP CPU_SEL2_R 62 REF0/FSLC/TEST_SEL CLK_ICH14 R171 22R2J-2-GP CLK14_SIO R605 22R2J-2-GP 11 15 19 23 42 52 58 GNDPCI GND48 GND GND GNDSRC GNDSRC GNDCPU GNDREF CPU_SEL1 4,7 CPU_SEL2 32 CLK48 59 60 SDATA SCLK R172 4,7 17 26 CLK48_CARDBUS R187 22R2J-2-GP CLK48 29 C267 SCD1U16V2ZY-2GP CPUT0 CPUC0 RN30 SRN33J-5-GP-U UMA SRN0J-6-GP RN31 SRN0J-6-GP RN32 CLK_PCIE_NEW 29 CLK_PCIE_NEW# 29 SRN0J-6-GP RN33 CLK_MCH_3GPLL CLK_MCH_3GPLL# SRN0J-6-GP RN34 CLK_PCIE_MINI1 29 CLK_PCIE_MINI1# 29 RN26 SRN0J-6-GP CLK_PCIE_ICH 17 CLK_PCIE_ICH# 17 CLK_PCIE_SATA 16 CLK_PCIE_SATA# 16 PM_STPPCI# 17 PM_STPCPU# 17 CLK_PCIE_ICH_1 CLK_PCIE_ICH_1# DREFSSCLK_1 DREFSSCLK#_1 47 46 CLK_PCIE_LAN_R CLK_PCIE_LAN#_R 2 SRN33J-5-GP-U RN25 RN24 SRN0J-6-GP 51 50 CLK_MCH_BCLK_1 CLK_MCH_BCLK_1# RN23 SRN0J-6-GP CLK_MCH_BCLK CLK_MCH_BCLK# 54 53 CLK_CPU_BCLK_1 CLK_CPU_BCLK_1# RN22 SRN0J-6-GP CLK_CPU_BCLK CLK_CPU_BCLK# 56 NC#48 48 SRCT9 SRCC9 30 31 SRCC11/CR#_G SRCT11/CR#_H 32 33 SRCT10 SRCC10 34 35 UMA DREFSSCLK DREFSSCLK# CLK_PCIE_LAN 23 CLK_PCIE_LAN# 23 3D3V_S0 CLK_PWRGD 17 10KR2J-3-GP DY R173 -1 CLK_PCIE_PEG 28 SRN0J-6-GP CLK_PCIE_PEG_1 G72 CLK_PCIE_PEG_1# ER19 330R2J-3-GP DY RN21 DREFCLK DREFCLK# CK_PWRGD/PD# GNDSRC SMBD_ICH 12,19 SMBC_ICH 12,19 ICS9LPRS365YGLFT-GP 71.09365.00W CLK_PCIE_PEG# 28 U14 56pin RN22,23,24,26,31,32,33,34 UMA:71.09502.A0W=>56pin G72:71.09365.00W=>64pin 66.33036.04L RTM875T-605 setting table PIN NAME DESCRIPTION ICS9LPR502HGLFT-GP setting table PIN NAME DESCRIPTION PCI0/CR#_A Byte 5, bit = PCI0 enabled (default) 1= CR#_A enabled Byte 5, bit controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit = CR#_A controls SRC0 pair (default), 1= CR#_A controls SRC2 pair PCI0/CR#_A Byte 5, bit = PCI0 enabled (default) 1= CR#_A enabled Byte 5, bit controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit = CR#_A controls SRC0 pair (default), 1= CR#_A controls SRC2 pair PCI1/CR#_B Byte 5, bit = PCI1 enabled (default) 1= CR#_B enabled Byte 5, bit controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit = CR#_B controls SRC1 pair (default) 1= CR#_B controls SRC4 pair PCI1/CR#_B Byte 5, bit = PCI1 enabled (default) 1= CR#_B enabled Byte 5, bit controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit = CR#_B controls SRC1 pair (default) 1= CR#_B controls SRC4 pair PCI2/TME = Overclocking of CPU and SRC Allowed = Overclocking of CPU and SRC NOT allowed PCI2/TME = Overclocking of CPU and SRC Allowed = Overclocking of CPU and SRC NOT allowed PCI3/SRC-5_EN = Pin29 as CPU_STOP# , pin 30 as PCI_STOP# = Pins29,30 as SRC-5 differential pair PCI4/SRC5_EN = Pin29 as CPU_STOP# , pin 30 as PCI_STOP# = Pins29,30 as SRC-5 differential pair PCI4/27M_SEL = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0# Title PCI_F5/ITP_EN =SRC8/SRC8# = ITP/ITP# PCI_F5/ITP_EN =SRC8/SRC8# = ITP/ITP# Size 1 R170 0R0603-PAD 1 1 39 55 R182 1 1 32 PCLK_SIO R195 10KR2J-3-GP C244 SCD1U16V2ZY-2GP VDDPCI VDD48 VDDPLL3 VDDREF 2 2 DY C238 C272 16 61 R210 10KR2J-3-GP R194 10KR2J-3-GP C256 3D3V_CLKGEN_S0 3D3V_48MPWR_S0 3D3V_CLKPLL_S0 R193 10KR2J-3-GP C241 PCLKCLK2 PCLKCLK3 PCLKCLK4 PCLKCLK5 R192 10KR2J-3-GP SCD1U16V2ZY-2GP C242 SCD1U16V2ZY-2GP C236 U14 DY R209 10KR2J-3-GP 1 SCD1U16V2ZY-2GP C237 SCD1U16V2ZY-2GP C240 C259 2 SC4D7U10V5ZY-3GP 2 C255 R189 0R0603-PAD 1 C257 2 3D3V_S0 DY R208 10KR2J-3-GP 1 SC4D7U6D3V3KX-GP 1 2 DY R207 10KR2J-3-GP EC119 DY SCD1U16V2ZY-2GP C266 SC1U16V3ZY-GP DY SCD1U16V2ZY-2GP C265 3D3V_CLKPLL_S0 3D3V_CLKGEN_S0 SB 3D3V_48MPWR_S0 R211 0R3-0-U-GP -1 SEL2 SEL1 SEL0 FSC FSB FSA 0 0 1 1 CPU FSB 100M 133M 166M 200M X X 667M 800M UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Clock Generator Document Number Rev Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E of SA 45 A B C D E H_A#[35 3] H_A#[35 3] H_DINV#[3 0] U43A OF TPAD30 TP19 TP18 TP17 TP16 TP24 TP30 TP22 TP26 TP25 TP21 RSVD_CPU_1 RSVD_CPU_2 RSVD_CPU_3 RSVD_CPU_4 RSVD_CPU_5 RSVD_CPU_6 RSVD_CPU_7 RSVD_CPU_8 RSVD_CPU_9 RSVD_CPU_10 TP27 RSVD_CPU_11 M4 N5 T2 V3 B2 C3 D2 D22 D3 F6 B1 RSVD#M4 RSVD#N5 RSVD#T2 RSVD#V3 RSVD#B2 RSVD#C3 RSVD#D2 RSVD#D22 RSVD#D3 RSVD#F6 H_DSTBP#[3 0] H_D#[63 0] G6 E4 BPM0# BPM1# BPM2# BPM3# PRDY# PREQ# TCK TDI TDO TMS TRST# DBR# THERMTRIP# HCLK BCLK0 BCLK1 H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_TRDY# H_HIT# H_HITM# AD4 AD3 AD1 AC4 AC2 AC1 AC5 AA6 AB3 AB5 AB6 C20 XDP_BPM#0 XDP_BPM#1 XDP_BPM#2 XDP_BPM#3 XDP_BPM#4 XDP_BPM#5 XDP_TCK XDP_TDI XDP_TDO XDP_TMS XDP_TRST# XDP_DBRESET# TP6 TP5 TP7 TP9 TP8 TP12 TP13 TP15 TP10 TP14 TP11 TP23 H_THERMDA 6 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 H_THERMDC CPU_PROCHOT#_R D21 A24 B25 C88 SC2200P50V2KX-2GP 1D05V_S0 R85 PROCHOT# THRMDA THRMDC U43B OF 6 H_DSTBN#0 H_DSTBP#0 H_DINV#0 H_THERMDA 20 H_THERMDC 20 -1 R86 0R0402-PAD C7 A22 A21 PM_THRMTRIP-A# 7,16,35 CLK_CPU_BCLK CLK_CPU_BCLK# 1D05V_S0 PM_THRMTRIP# should connect to ICH8 and MCH without T-ing ( No stub) 6 1KR2F-3-GP R57 Layout Note: "CPU_GTLREF0" 0.5" max length R56 2KR2F-3-GP KEY_NC BGA479-SKT6-GPU3 62.10079.001 CPU_GTLREF0 DY C32 TPAD30 TP28 TPAD30 TPAD30 3,7 3,7 3,7 1D05V_S0 R65 39R2F-GP XDP_TDI R66 150R2F-1-GP XDP_BPM#5 R63 DY 54D9R2F-L1-GP XDP_TDO R64 DY 54D9R2F-L1-GP H_CPURST# R89 DY 54D9R2F-L1-GP TP4 TP31 CPU_SEL0 CPU_SEL1 CPU_SEL2 D0# D1# D2# D3# D4# D5# D6# D7# D8# D9# D10# D11# D12# D13# D14# D15# DSTBN0# DSTBP0# DINV0# H_D#16 N22 H_D#17 K25 H_D#18 P26 H_D#19 R23 H_D#20 L23 H_D#21 M24 H_D#22 L22 H_D#23 M23 H_D#24 P25 H_D#25 P23 H_D#26 P22 H_D#27 T24 H_D#28 R24 H_D#29 L25 H_D#30 T25 H_D#31 N25 L26 M26 N24 D16# D17# D18# D19# D20# D21# D22# D23# D24# D25# D26# D27# D28# D29# D30# D31# DSTBN1# DSTBP1# DINV1# AD26 TEST1 C23 TEST2 D25 RSVD_CPU_12 C24 TEST4 AF26 RSVD_CPU_13 AF1 RSVD_CPU_14 A26 B22 B23 C21 GTLREF TEST1 TEST2 TEST3 TEST4 TEST5 TEST6 MISC BSEL0 BSEL1 BSEL2 D32# D33# D34# D35# D36# D37# D38# D39# D40# D41# D42# D43# D44# D45# D46# D47# DSTBN2# DSTBP2# DINV2# Y22 AB24 V24 V26 V23 T22 U25 U23 Y25 W22 Y23 W24 W25 AA23 AA24 AB25 Y26 AA26 U22 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 D48# D49# D50# D51# D52# D53# D54# D55# D56# D57# D58# D59# D60# D61# D62# D63# DSTBN3# DSTBP3# DINV3# AE24 AD24 AA21 AB22 AB21 AC26 AD20 AE22 AF23 AC25 AE21 AD21 AC22 AD23 AF22 AC23 AE25 AF24 AC20 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 COMP0 COMP1 COMP2 COMP3 R26 U26 AA1 Y1 DPRSTP# DPSLP# DPWR# PWRGOOD SLP# PSI# E5 B5 D24 D6 D7 AE6 H_DSTBN#2 H_DSTBP#2 H_DINV#2 H_DSTBN#3 H_DSTBP#3 H_DINV#3 COMP0 COMP1 COMP2 COMP3 R71 R70 R62 R67 2 2 27D4R2F-L1-GP 54D9R2F-L1-GP 27D4R2F-L1-GP 54D9R2F-L1-GP H_DPRSTP# 7,16,37 H_DPSLP# 16 H_DPWR# H_PWRGD 16,33,35 H_CPUSLP# PSI# 37 BGA479-SKT6-GPU3 R83 XDP_TMS H_DSTBN#1 H_DSTBP#1 H_DINV#1 E22 F24 E26 G22 F23 G25 E25 E23 K24 G24 J24 J23 H22 F26 K22 H23 J26 H26 H25 DATA GRP2 HIT# HITM# H_LOCK# H_CPURST# 6,33 H_RS#[2 0] H_RS#0 H_RS#1 H_RS#2 DATA GRP3 C1 F3 F4 G3 G2 16 H4 Place testpoint on H_IERR# with a GND 0.1" away H_IERR# LOCK# RESET# RS0# RS1# RS2# TRDY# CONTROL H_INIT# SC1KP50V2KX-1GP 2 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 H_BREQ#0 D20 B3 BR0# STPCLK# LINT0 LINT1 SMI# F1 IERR# INIT# 1 16 16 16 16 H_DSTBN#[3 0] R81 56R2J-4-GP H_STPCLK# H_INTR H_NMI H_SMI# D5 C6 B4 A3 DEFER# DRDY# DBSY# A20M# FERR# IGNNE# H_D#[63 0] THERMAL ICH 16 16 16 H_DEFER# H_DRDY# H_DBSY# H_DSTBP#[3 0] 1D05V_S0 DATA GRP1 H_A20M# H_FERR# H_IGNNE# A6 A5 C4 A17# A18# A19# A20# A21# A22# A23# A24# A25# A26# A27# A28# A29# A30# A31# A32# A33# A34# A35# ADSTB1# H5 F21 E1 6 56R2J-4-GP H_ADSTB#1 Y2 U5 R3 W6 U4 Y5 U1 R4 T5 T3 W2 W5 Y4 U2 V4 W3 AA4 AB2 AA3 V1 REQ0# REQ1# REQ2# REQ3# REQ4# ADDR GROUP H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 H_ADS# H_BNR# H_BPRI# DATA GRP0 H_REQ#0 K3 H_REQ#1 H2 H_REQ#2 K2 H_REQ#3 J3 H_REQ#4 L1 H1 E2 G5 H_ADSTB#0 H_REQ#[4 0] ADS# BNR# BPRI# XDP/ITP SIGNALS 6 A3# A4# A5# A6# A7# A8# A9# A10# A11# A12# A13# A14# A15# A16# ADSTB0# RESERVED J4 L5 L4 K5 M3 N2 J1 N3 P5 P2 L2 P4 P1 R1 M1 ADDR GROUP H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_DINV#[3 0] H_DSTBN#[3 0] TP20 TPAD30 DY DY R84 C30 TEST1 1KR2J-1-GP TEST2 1KR2J-1-GP TEST4 2DY SCD1U10V2KX-4GP Layout Note: Comp0, connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, connect with Zo=55 ohm, make trace length shorter than 0.5" Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals 3D3V_S0 XDP_DBRESET# R82 XDP_TCK R58 27D4R2F-L1-GP XDP_TRST# R59 649R2F-GP DY 150R2F-1-GP UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title All place within 2" to CPU CPU (1 of 2) Size Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E of 45 A B C D E VCC_CORE_S0 U43D VCC_CORE_S0 VCC_CORE_S0 C81 SCD1U10V2KX-4GP 1 C84 SCD1U10V2KX-4GP SCD1U10V2KX-4GP C61 DY -1 2 2 SC10U6D3V5MX-3GP SC10U6D3V5MX-3GP 1 1D05V_S0 C83 1 C38 DY C67 2 1 2 SCD01U16V2KX-3GP 1 C56 C51 2 2 37 VCC_CORE_S0 37 37 37 37 R54 37 100R2F-L1-GP-U 37 C64 SC4D7U6D3V3KX-GP H_VID0 H_VID1 H_VID2 H_VID3 H_VID4 H_VID5 H_VID6 HCB1608KF121T30-GP 68.00230.041 C85 SC4D7U6D3V3KX-GP C77 DY SC4D7U6D3V3KX-GP C86 C57 1D5V_S0 L1 SCD1U10V2KX-4GP 1D5V_VCCA_S0 SCD1U10V2KX-4GP AE7 C40 layout note: "1D5V_VCCA_S0" as short as possible SCD1U10V2KX-4GP VSSSENSE SC10U6D3V5MX-3GP AF7 C68 C47 C79 SCD1U10V2KX-4GP VCCSENSE SC10U6D3V5MX-3GP VID0 VID1 VID2 VID3 VID4 VID5 VID6 C78 0R0402-PAD R69 0R0402-PAD SCD1U10V2KX-4GP B26 C26 AD6 AF5 AE5 AF4 AE3 AF3 AE2 C54 1D05V_S0 R77 SCD1U10V2KX-4GP VCCA VCCA C37 SC10U6D3V5MX-3GP SC10U6D3V5MX-3GP SC10U6D3V5MX-3GP DY C82 C55 1 -1 C34 SC10U6D3V5MX-3GP DY C69 C43 SC10U6D3V5MX-3GP C91 SC10U6D3V5MX-3GP C87 SC10U6D3V5MX-3GP C50 SC -1 DY SC10U6D3V5MX-3GP C44 DY VCC_CORE_S0 SC10U6D3V5MX-3GP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP VCCP G21 CPU_G21 CPU_V6 V6 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21 C60 SCD1U10V2KX-4GP VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC SCD1U10V2KX-4GP VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AF10 AF12 AF14 AF15 AF17 AF18 AF20 SCD1U10V2KX-4GP VCC_SENSE 37 VSS_SENSE 37 A7 A9 A10 A12 A13 A15 A17 A18 A20 B7 B9 B10 B12 B14 B15 B17 B18 B20 C9 C10 C12 C13 C15 C17 C18 D9 D10 D12 D14 D15 D17 D18 E7 E9 E10 E12 E13 E15 E17 E18 E20 F7 F9 F10 F12 F14 F15 F17 F18 F20 AA7 AA9 AA10 AA12 AA13 AA15 AA17 AA18 AA20 AB9 AC10 AB10 AB12 AB14 AB15 AB17 AB18 U43C OF SC10U6D3V5MX-3GP A4 A8 A11 A14 A16 A19 A23 AF2 B6 B8 B11 B13 B16 B19 B21 B24 C5 C8 C11 C14 C16 C19 C2 C22 C25 D1 D4 D8 D11 D13 D16 D19 D23 D26 E3 E6 E8 E11 E14 E16 E19 E21 E24 F5 F8 F11 F13 F16 F19 F2 F22 F25 G4 G1 G23 G26 H3 H6 H21 H24 J2 J5 J22 J25 K1 K4 K23 K26 L3 L6 L21 L24 M2 M5 M22 M25 N1 N4 N23 N26 P3 Layout Note: R53 100R2F-L1-GP-U VCCSENSE and VSSSENSE lines should be of equal length BGA479-SKT6-GPU3 Layout Note: Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line OF VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 A2 AF6 AF8 AF11 AF13 AF16 AF19 AF21 A25 AF25 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS BGA479-SKT6-GPU3 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title CPU (2 of 2) Size Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E of 45 A B C D E U48A OF 10 H_D#[63 0] H_D#[63 0] H_A#[35 3] H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 1D05V_S0 H_SWING routing Trace width and Spacing use 10 / 20 mil R331 221R2F-2-GP H_SWING Resistors and Capacitors close MCH 500 mil ( MAX ) R334 100R2F-L1-GP-U 2 C444 SCD1U10V2KX-4GP H_SWING H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil ( MAX ) 1D05V_S0 R333 1D05V_S0 R332 H_SCOMP 54D9R2F-L1-GP H_SCOMP# 54D9R2F-L1-GP H_RCOMP routing Trace width and Spacing use 10 / 20 mil R335 H_RCOMP 24D9R2F-L-GP Place them near to the chip ( < 0.5") H_REF Decoupling Crestline close Crestline 100 mil 4,33 H_CPURST# H_CPUSLP# H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 J13 B11 C11 M11 C15 F16 L13 G17 C14 K16 B13 L16 J17 B14 K19 P15 R17 B16 H20 L19 D17 M17 N16 J19 B18 E19 B17 B15 E17 C18 A19 B19 N19 H_ADS# H_ADSTB#0 H_ADSTB#1 H_BNR# H_BPRI# H_BREQ# H_DEFER# H_DBSY# HPLL_CLK HPLL_CLK# H_DPWR# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY# G12 H17 G20 C8 E8 F12 D6 C10 AM5 AM7 H8 K7 E4 C6 G10 B7 H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 H_A#[35 3] H_ADS# H_ADSTB#0 H_ADSTB#1 H_BNR# H_BPRI# H_BREQ#0 H_DEFER# H_DBSY# CLK_MCH_BCLK CLK_MCH_BCLK# H_DPWR# H_DRDY# H_HIT# H_HITM# H_LOCK# H_TRDY# H_DINV#[3 0] B3 C2 H_SWING H_RCOMP H_SCOMP H_SCOMP# W1 W2 H_SCOMP H_SCOMP# B6 E5 H_CPURST# H_CPUSLP# B9 A9 H_AVREF H_DVREF H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 K5 L2 AD13 AE13 H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 M7 K3 AD2 AH11 H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 L7 K2 AC2 AJ10 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 M14 E13 A11 H13 B12 H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 H_RS#0 H_RS#1 H_RS#2 E12 D7 D8 H_RS#0 H_RS#1 H_RS#2 H_DINV#[3 0] H_DSTBN#[3 0] H_DSTBN#[3 0] 4 H_DSTBP#[3 0] H_DSTBP#[3 0] H_REQ#[4 0] 4 H_RS#[2 0] C455 SCD1U16V2ZY-2GP CRESTLINE-GP-U R339 2KR2F-3-GP 1 H_AVREF H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 H_SWING H_RCOMP 1D05V_S0 R340 1KR2F-3-GP E2 G2 G7 M6 H7 H3 G4 F3 N8 H2 M10 N12 N9 H5 P13 K9 M2 W10 Y8 V4 M3 J1 N5 N3 W6 W9 N2 Y7 Y9 P4 W3 N1 AD12 AE3 AD9 AC9 AC7 AC14 AD11 AC11 AB2 AD7 AB1 Y3 AC6 AE2 AC5 AG3 AJ9 AH8 AJ14 AE9 AE11 AH12 AJ5 AH5 AJ6 AE7 AJ7 AJ2 AE5 AJ3 AH2 AH13 HOST CRB v0.9 REQUEST UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size Document Number GMCH (1 of 6) Rev Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E of -1 45 A B C D E U48B OF 10 R131 DUMMY-R2 CFG12 R124 DUMMY-R2 CFG13 R102 DUMMY-R2 CFG14 R120 DUMMY-R2 CFG15 R109 DUMMY-R2 CFG16 R127 DUMMY-R2 CFG17 DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 AN47 AJ38 AN42 AN46 DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 AM47 AJ39 AN41 AN45 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 AJ46 AJ41 AM40 AM44 DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 AJ47 AJ42 AM39 AM43 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 CPU_SEL0 CPU_SEL1 CPU_SEL2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20 P27 N27 N24 C21 C23 F23 N23 G23 J20 C20 R24 L23 J23 E23 E20 K23 M20 M24 L32 N33 L35 DY C153 DY PM_BM_BUSY# PM_DPRSTP# PM_EXT_TS#0 PM_EXT_TS#1 PWROK RSTIN# THERMTRIP# DPRSLPVR GFX_VID0 GFX_VID1 GFX_VID2 GFX_VID3 GFX_VR_EN CLK_MCH_3GPLL CLK_MCH_3GPLL# E35 A39 C38 B39 E36 GFX_VID0 GFX_VID1 GFX_VID2 GFX_VID3 GFX_VR_EN CL_CLK CL_DATA CL_PWROK CL_RST# CL_VREF DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 17 17 17 17 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 17 17 17 17 DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 17 17 17 17 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 17 17 17 17 15 15 15 TV_DACA TV_DACB TV_DACC E27 G27 K27 TVA_DAC TVB_DAC TVC_DAC F27 J27 L27 TVA_RTN TVB_RTN TVC_RTN M35 P33 TV_DCONSEL0 TV_DCONSEL1 H32 G32 K29 J29 F29 E29 CRT_BLUE CRT_BLUE# CRT_GREEN CRT_GREEN# CRT_RED CRT_RED# RN15 SRN2K2J-2-GP 15 GMCH_BLUE GMCH_BLUE GMCH_GREEN 15 GMCH_GREEN 15 GMCH_RED GMCH_RED GMCH_DDCCLK K33 GMCH_DDCDATAG35 GMCH_VS E33 UMA R369 33R2F-3-GP C32 GMCH_HS F33 UMA R368 33R2F-3-GP 15 GMCH_DDCCLK 15 GMCH_DDCDATA 15 GMCH_VSYNC GMCH_HSYNC TPAD28 TPAD28 TPAD28 TPAD28 TPAD28 H35 K36 G39 G40 CRT_DDC_CLK CRT_DDC_DATA CRT_VSYNC CRT_TVO_IREF CRT_HSYNC CRT_IREF 1K3R2F-1-GP R360 TEST1 TEST2 C209 SCD1U10V2KX-4GP CLK_3GPLLREQ# CLK_3GPLLREQ# J51 L51 N47 T45 T50 U40 Y44 Y40 AB51 W49 AD44 AD40 AG46 AH49 AG45 AG41 PEG_RXN0 PEG_RXN1 PEG_RXN2 PEG_RXN3 PEG_RXN4 PEG_RXN5 PEG_RXN6 PEG_RXN7 PEG_RXN8 PEG_RXN9 PEG_RXN10 PEG_RXN11 PEG_RXN12 PEG_RXN13 PEG_RXN14 PEG_RXN15 PEG_RX0 PEG_RX1 PEG_RX2 PEG_RX3 PEG_RX4 PEG_RX5 PEG_RX6 PEG_RX7 PEG_RX8 PEG_RX9 PEG_RX10 PEG_RX11 PEG_RX12 PEG_RX13 PEG_RX14 PEG_RX15 J50 L50 M47 U44 T49 T41 W45 W41 AB50 Y48 AC45 AC41 AH47 AG49 AH45 AG42 PEG_RXP0 PEG_RXP1 PEG_RXP2 PEG_RXP3 PEG_RXP4 PEG_RXP5 PEG_RXP6 PEG_RXP7 PEG_RXP8 PEG_RXP9 PEG_RXP10 PEG_RXP11 PEG_RXP12 PEG_RXP13 PEG_RXP14 PEG_RXP15 24D9R2F-L-GP PEG_RXN[15 0] PEG_RXP[15 0] 28 PEG_TXN[15 0] 28 PEG_TX#0 PEG_TX#1 PEG_TX#2 PEG_TX#3 PEG_TX#4 PEG_TX#5 PEG_TX#6 PEG_TX#7 PEG_TX#8 PEG_TX#9 PEG_TX#10 PEG_TX#11 PEG_TX#12 PEG_TX#13 PEG_TX#14 PEG_TX#15 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 2 2 2 2 2 2 2 2 C203 C189 C205 C211 C213 C200 C192 C207 C229 C221 C217 C517 C228 C226 C514 C219 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP PEG_TX0 PEG_TX1 PEG_TX2 PEG_TX3 PEG_TX4 PEG_TX5 PEG_TX6 PEG_TX7 PEG_TX8 PEG_TX9 PEG_TX10 PEG_TX11 PEG_TX12 PEG_TX13 PEG_TX14 PEG_TX15 M45 GTXP0 T38 GTXP1 T46 GTXP2 N50 GTXP3 R51 GTXP4 U43 GTXP5 W42 GTXP6 Y47 GTXP7 Y39 GTXP8 AC38 GTXP9 AD47 GTXP10 AC50 GTXP11 AD43 GTXP12 AG39 GTXP13 AE50 GTXP14 AH43 GTXP15 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 G72 2 2 2 2 2 2 2 2 C201 C187 C204 C208 C215 C193 C190 C206 C224 C220 C216 C518 C227 C225 C515 C218 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP PEG_TXN0 PEG_TXN1 PEG_TXN2 PEG_TXN3 PEG_TXN4 PEG_TXN5 PEG_TXN6 PEG_TXN7 PEG_TXN8 PEG_TXN9 PEG_TXN10 PEG_TXN11 PEG_TXN12 PEG_TXN13 PEG_TXN14 PEG_TXN15 PEG_TXP[15 0] 28 PEG_TXP0 PEG_TXP1 PEG_TXP2 PEG_TXP3 PEG_TXP4 PEG_TXP5 PEG_TXP6 PEG_TXP7 PEG_TXP8 PEG_TXP9 PEG_TXP10 PEG_TXP11 PEG_TXP12 PEG_TXP13 PEG_TXP14 PEG_TXP15 UMA CRT_IREF routing Trace width use 20 mil GMCH_BLUE R142 UMA 150R2F-1-GP GMCH_GREEN R139 UMA 150R2F-1-GP GMCH_RED R137 UMA 150R2F-1-GP SM_RCOMP_VOH C468 R356 3K01R2F-3-GP SCD01U16V2KX-3GP UMA 1D8V_S3 R157 392R2F-GP 28 N45 GTXN0 U39 GTXN1 U47 GTXN2 N51 GTXN3 R50 GTXN4 T42 GTXN5 Y43 GTXN6 W46 GTXN7 W38 GTXN8 AD39 GTXN9 AC46 GTXN10 AC49 GTXN11 AC42 GTXN12 AH39 GTXN13 AE49 GTXN14 AH44 GTXN15 R353 1KR2F-3-GP GMCH_BL_ON R149 100KR2J-1-GP GMCH_LCDVDD_ON 1100KR2J-1-GP R138 UMA 2K4R2F-GP R1541 LIBG UMA R153G72 0R2J-2-GP R1481 0R2J-2-GP GMCH_VS G72 C465 SC2D2U6D3V3MX-1-GP UMA GMCH_HS FOR Discrete change R137, R139 & R142 to ohm G72 17 A37 R32 TEST2_GMCH CRESTLINE-GP-U PEG_RX#0 PEG_RX#1 PEG_RX#2 PEG_RX#3 PEG_RX#4 PEG_RX#5 PEG_RX#6 PEG_RX#7 PEG_RX#8 PEG_RX#9 PEG_RX#10 PEG_RX#11 PEG_RX#12 PEG_RX#13 PEG_RX#14 PEG_RX#15 FOR Calero: 255 ohm Crestline: 1.3k ohm R161 1KR2F-3-GP CL_CLK0 17 CL_DATA0 17 PWROK 17,20 CL_RST#0 17 MCH_ICH_SYNC# N43 M43 PEG_CMP CRESTLINE-GP-U -1 SDVO_CTRL_CLK SDVO_CTRL_DATA CLKREQ# ICH_SYNC# TV_DCONSEL0 TV_DCONSEL1 UMA 15 TP48 TP51 TP116 TP49 TP50 AM49 AK50 AT43 CLPWROK_MCH1 R156 0R0402-PAD AN49 AM50 MCH_CLVREF NC#BJ51 NC#BK51 NC#BK50 NC#BL50 NC#BL49 NC#BL3 NC#BL2 NC#BK1 NC#BJ1 NC#E1 NC#A5 NC#C51 NC#B50 NC#A50 NC#A49 NC#BK2 LVDSB_DATA0 LVDSB_DATA1 LVDSB_DATA2 SM_RCOMP_VOL R358 1KR2F-3-GP R135 20KR2J-L2-GP R141 10KR2J-3-GP E44 A47 A45 1D25V_S0 BJ51 BK51 BK50 BL50 BL49 BL3 BL2 BK1 BJ1 E1 A5 C51 B50 A50 A49 BK2 NC R103 0R0402-PAD R134 0R0402-PAD -1 CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20 PM G41 17 PM_BMBUSY# H_DPRSTP#_MCH L39 R152 0R0402-PAD PM_EXTTS#0 L36 0R2J-2-GP R159 PM_EXTTS#1 J36 PWROK_GD AW49 RSTIN# AV20 NB_THERMTRIP# N20 R158 0R0402-PAD PM_DPRSLPVR_MCH G36 1R105 100R2J-2-GP 3D3V_S0 14 GMCH_TXBOUT0+ 14 GMCH_TXBOUT1+ 14 GMCH_TXBOUT2+ DREFCLK DREFCLK# DREFSSCLK DREFSSCLK# PCI_EXPRESS GRAPHICS K44 K45 LVDSB_DATA#0 LVDSB_DATA#1 LVDSB_DATA#2 3D3V_S0 SC100P50V2JN-3GP 4,16,35 PM_THRMTRIP-A# 17,37 PM_DPRSLPVR PEG_CLK PEG_CLK# G44 B47 B45 CFG11 PWROK PLT_RST1# B42 C42 H48 H47 14 GMCH_TXBOUT014 GMCH_TXBOUT114 GMCH_TXBOUT2- DDR_VREF_S3 DREFCLK DREFCLK# DREFSSCLK DREFSSCLK# DPLL_REF_CLK DPLL_REF_CLK# DPLL_REF_SSCLK DPLL_REF_SSCLK# TPAD30 TP54 LVDSA_DATA0 LVDSA_DATA1 LVDSA_DATA2 LVDSA_DATA3 VGA CFG10 DUMMY-R2 17,20 7,21,23,28,29,32,34 AR49 AW4 CFG DUMMY-R2 R122 17,37 VGATE_PWRGD SM_VREF#AR49 SM_VREF#AW4 CFG6 R125 4,16,37 H_DPRSTP# M_RCOMPP M_RCOMPN G50 E50 F48 D47 CFG9 BL15 BK14 14 GMCH_TXAOUT0+ 14 GMCH_TXAOUT1+ 14 GMCH_TXAOUT2+ GMCH_TXAOUT3+ PEG_COMPI PEG_COMPO LVDSA_DATA#0 LVDSA_DATA#1 LVDSA_DATA#2 LVDSA_DATA#3 2 DUMMY-R2 SM_RCOMP SM_RCOMP# LVDS_IBG LVDS_VBG LVDS_VREFH LVDS_VREFL LVDSA_CLK# LVDSA_CLK LVDSB_CLK# LVDSB_CLK G51 14 GMCH_TXAOUT0E51 14 GMCH_TXAOUT1F49 14 GMCH_TXAOUT2GMCH_TXAOUT3- C48 R107 SM_RCOMP_VOH SM_RCOMP_VOL L41 L43 N41 N40 D46 C45 D44 E42 TPAD30 TP53 C473 SCD01U16V2KX-3GP 2 DUMMY-R2 SM_RCOMP_VOH SM_RCOMP_VOL BK31 BL31 GMCH_TXACLKGMCH_TXACLK+ GMCH_TXBCLKGMCH_TXBCLK+ R108 3,4 CFG7 3,4 3,4 CFG8 12,13 12,13 12,13 12,13 DMI DUMMY-R2 M_ODT0 M_ODT1 M_ODT2 M_ODT3 GRAPHICS VID DUMMY-R2 R121 BH18 BJ15 BJ14 BE16 ME R101 SM_ODT0 SM_ODT1 SM_ODT2 SM_ODT3 14 14 14 14 L_BKLT_CTRL L_BKLT_EN L_CTRL_CLK L_CTRL_DATA L_DDC_CLK L_DDC_DATA L_VDD_EN CFG5 12,13 12,13 12,13 12,13 CFG4 DUMMY-R2 M_CS0# M_CS1# M_CS2# M_CS3# J40 H39 E39 E40 C37 D35 K40 3D3V_S0 SB C474 R128 150R2F-1-GP SC2D2U6D3V3MX-1-GP RN20 TV_DACA LCTLB_DATA LCTLA_CLK PM_EXTTS#0 PM_EXTTS#1 UMA R129 150R2F-1-GP 1 DUMMY-R2 R117 BG20 BK16 BG16 BE13 R126 SM_CS#0 SM_CS#1 SM_CS#2 SM_CS#3 LIBG L_LVBG TPAD30 TP52 CFG3 12,13 12,13 12,13 12,13 DUMMY-R2 M_CKE0 M_CKE1 M_CKE2 M_CKE3 LCTLA_CLK LCTLB_DATA CLK_DDC_EDID DAT_DDC_EDID GMCH_LCDVDD_ON 14 CLK_DDC_EDID 14 DAT_DDC_EDID 14 GMCH_LCDVDD_ON R106 BE29 AY32 BD39 BG37 L_BKLTCTL GMCH_BL_ON CFG20 SM_CKE0 SM_CKE1 SM_CKE3 SM_CKE4 14 32 CFG19 DUMMY-R2 RSVD#B44 RSVD#C44 RSVD#A35 RSVD#B37 RSVD#B36 RSVD#B34 RSVD#C34 12 12 12 12 CLK DUMMY-R2 R133 B44 C44 A35 B37 B36 B34 C34 M_CLK_DDR#0 M_CLK_DDR#1 M_CLK_DDR#2 M_CLK_DDR#3 TV R104 RSVD#BH39 RSVD#AW20 RSVD#BK20 CFG18 AW30 BA23 AW25 AW23 U48C OF 10 R155 DUMMY-R2 R110 SM_CK#0 SM_CK#1 SM_CK#3 SM_CK#4 1D05V_S0 UMA 3D3V_S0 12 12 12 12 BH39 AW20 BK20 RSVD#H10 RSVD#B51 RSVD#BJ20 RSVD#BK22 RSVD#BF19 RSVD#BH20 RSVD#BK18 RSVD#BJ18 RSVD#BF23 RSVD#BG23 RSVD#BC23 RSVD#BD24 M_CLK_DDR0 M_CLK_DDR1 M_CLK_DDR2 M_CLK_DDR3 H10 B51 BJ20 BK22 BF19 BH20 BK18 BJ18 BF23 BG23 BC23 BD24 RSVD R348 20R2F-GP M_RCOMPN AV29 BB23 BA25 AV23 LVDS R350 20R2F-GP M_RCOMPP SM_CK0 SM_CK1 SM_CK3 SM_CK4 DDR MUXING 1D8V_S3 RSVD#P36 RSVD#P37 RSVD#R35 RSVD#N35 RSVD#AR12 RSVD#AR13 RSVD#AM12 RSVD#AN13 RSVD#J12 RSVD#AR37 RSVD#AM36 RSVD#AL36 RSVD#AM37 RSVD#D20 MISC P36 P37 R35 N35 AR12 AR13 AM12 AN13 J12 AR37 AM36 AL36 AM37 D20 TV_DACB UMA R130 150R2F-1-GP TV_DACC SRN10KJ-6-GP UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title GMCH (2 of 6) Size Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E of 45 A B C D E 4 U48D OF 10 AR43 AW44 BA45 AY46 AR41 AR45 AT42 AW47 BB45 BF48 BG47 BJ45 BB47 BG50 BH49 BE45 AW43 BE44 BG42 BE40 BF44 BH45 BG40 BF40 AR40 AW40 AT39 AW36 AW41 AY41 AV38 AT38 AV13 AT13 AW11 AV11 AU15 AT11 BA13 BA11 BE10 BD10 BD8 AY9 BG10 AW9 BD7 BB9 BB5 AY7 AT5 AT7 AY6 BB7 AR5 AR8 AR9 AN3 AM8 AN10 AT9 AN9 AM9 AN11 SA_DQ0 SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61 SA_DQ62 SA_DQ63 SA_BS0 SA_BS1 SA_BS2 BB19 BK19 BF29 SA_CAS# BL17 SA_DM0 SA_DM1 SA_DM2 SA_DM3 SA_DM4 SA_DM5 SA_DM6 SA_DM7 AT45 BD44 BD42 AW38 AW13 BG8 AY5 AN6 M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7 SA_DQS0 SA_DQS1 SA_DQS2 SA_DQS3 SA_DQS4 SA_DQS5 SA_DQS6 SA_DQS7 SA_DQS#0 SA_DQS#1 SA_DQS#2 SA_DQS#3 SA_DQS#4 SA_DQS#5 SA_DQS#6 SA_DQS#7 AT46 BE48 BB43 BC37 BB16 BH6 BB2 AP3 AT47 BD47 BC41 BA37 BA16 BH7 BC1 AP2 M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7 SA_MA0 SA_MA1 SA_MA2 SA_MA3 SA_MA4 SA_MA5 SA_MA6 SA_MA7 SA_MA8 SA_MA9 SA_MA10 SA_MA11 SA_MA12 SA_MA13 SA_MA14 BJ19 BD20 BK27 BH28 BL24 BK28 BJ27 BJ25 BL28 BA28 BC19 BE28 BG30 BJ16 BJ29 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 SA_RAS# SA_RCVEN# BE18 AY20 SA_WE# BA19 M_A_BS#0 M_A_BS#1 M_A_BS#2 M_A_CAS# M_A_DM[7 0] M_A_DQS[7 0] M_A_DQS#[7 0] M_A_A[14 0] 12,13 12,13 12,13 12,13 12 M_B_DQ[63 0] M_A_DM[7 0] 12 M_A_DQS[7 0] 12 M_A_DQS#[7 0] 12 M_A_A[14 0] 12,13 M_A_RAS# 12,13 SA_RCVEN# TP42 TPAD30 M_A_WE# 12,13 Place Test PAD Near to Chip as could as possible M_B_DQ[63 0] M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63 AP49 AR51 AW50 AW51 AN51 AN50 AV50 AV49 BA50 BB50 BA49 BE50 BA51 AY49 BF50 BF49 BJ50 BJ44 BJ43 BL43 BK47 BK49 BK43 BK42 BJ41 BL41 BJ37 BJ36 BK41 BJ40 BL35 BK37 BK13 BE11 BK11 BC11 BC13 BE12 BC12 BG12 BJ10 BL9 BK5 BL5 BK9 BK10 BJ8 BJ6 BF4 BH5 BG1 BC2 BK3 BE4 BD3 BJ2 BA3 BB3 AR1 AT3 AY2 AY3 AU2 AT2 SB_DQ0 SB_DQ1 SB_DQ2 SB_DQ3 SB_DQ4 SB_DQ5 SB_DQ6 SB_DQ7 SB_DQ8 SB_DQ9 SB_DQ10 SB_DQ11 SB_DQ12 SB_DQ13 SB_DQ14 SB_DQ15 SB_DQ16 SB_DQ17 SB_DQ18 SB_DQ19 SB_DQ20 SB_DQ21 SB_DQ22 SB_DQ23 SB_DQ24 SB_DQ25 SB_DQ26 SB_DQ27 SB_DQ28 SB_DQ29 SB_DQ30 SB_DQ31 SB_DQ32 SB_DQ33 SB_DQ34 SB_DQ35 SB_DQ36 SB_DQ37 SB_DQ38 SB_DQ39 SB_DQ40 SB_DQ41 SB_DQ42 SB_DQ43 SB_DQ44 SB_DQ45 SB_DQ46 SB_DQ47 SB_DQ48 SB_DQ49 SB_DQ50 SB_DQ51 SB_DQ52 SB_DQ53 SB_DQ54 SB_DQ55 SB_DQ56 SB_DQ57 SB_DQ58 SB_DQ59 SB_DQ60 SB_DQ61 SB_DQ62 SB_DQ63 SB_BS0 SB_BS1 SB_BS2 AY17 BG18 BG36 SB_CAS# BE17 SB_DM0 SB_DM1 SB_DM2 SB_DM3 SB_DM4 SB_DM5 SB_DM6 SB_DM7 AR50 BD49 BK45 BL39 BH12 BJ7 BF3 AW2 M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7 SB_DQS0 SB_DQS1 SB_DQS2 SB_DQS3 SB_DQS4 SB_DQS5 SB_DQS6 SB_DQS7 SB_DQS#0 SB_DQS#1 SB_DQS#2 SB_DQS#3 SB_DQS#4 SB_DQS#5 SB_DQS#6 SB_DQS#7 AT50 BD50 BK46 BK39 BJ12 BL7 BE2 AV2 AU50 BC50 BL45 BK38 BK12 BK7 BF2 AV3 M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7 SB_MA0 SB_MA1 SB_MA2 SB_MA3 SB_MA4 SB_MA5 SB_MA6 SB_MA7 SB_MA8 SB_MA9 SB_MA10 SB_MA11 SB_MA12 SB_MA13 SB_MA14 BC18 BG28 BG25 AW17 BF25 BE25 BA29 BC28 AY28 BD37 BG17 BE37 BA39 BG13 BE24 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 SB_RAS# SB_RCVEN# AV16 AY18 SB_RCVEN# SB_WE# BC17 DDR SYSTEM MEMORY B 12 M_A_DQ[63 0] U48E OF 10 DDR SYSTEM MEMORRY A M_A_DQ[63 0] M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63 M_B_BS#0 M_B_BS#1 M_B_BS#2 M_B_CAS# M_B_DM[7 0] 12,13 12,13 12,13 12,13 M_B_DM[7 0] 12 M_B_DQS[7 0] M_B_DQS[7 0] 12 M_B_DQS#[7 0] M_B_DQS#[7 0] 12 M_B_A[14 0] M_B_A[14 0] 12,13 M_B_RAS# 12,13 TP41 TPAD30 M_B_WE# 12,13 Place Test PAD Near to Chip ascould as possible CRESTLINE-GP-U CRESTLINE-GP-U 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title GMCH (3 of 6) Size Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E of 45 A B C D VCC_NCTF + VCC=1573mA E FOR VCC CORE AND VCC NCTF 1D05V_S0 VCC_AXM_NCTF + VCC_AXM=540mA C170 SCD1U10V2KX-4GP C169 SCD1U10V2KX-4GP 1 C167 SCD1U10V2KX-4GP 2 C186 SCD1U10V2KX-4GP Coupling CAP Place on the Edge AL24 AL26 AL28 AM26 AM28 AM29 AM31 AM32 AM33 AP29 AP31 AP32 AP33 AL29 AL31 AL32 AR31 AR32 AR33 VSS NCTF VSS SCB VSS_SCB VSS_SCB VSS_SCB VSS_SCB VSS_SCB VSS_SCB A3 B2 C1 BL1 BL51 A51 VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM_NCTF VCC_AXM VCC_AXM VCC_AXM VCC_AXM VCC_AXM VCC_AXM VCC_AXM AT33 AT31 AK29 AK24 AK23 AJ26 AJ23 VSS AXM NCTF SB:DIS remove ohm on C129,C210,C158,C161 C185 SCD1U10V2KX-4GP 2 C175 VCC_AXM_S3 VCC_AXM_S3 R147 0R1206-PAD T27 T37 U24 U28 V31 V35 AA19 AB17 AB35 AD19 AD37 AF17 AF35 AK17 AM17 AM24 AP26 AP28 AR15 AR19 AR28 POWER FOR VCC AXM NCTF AND VCC AXM 1D05V_S0 VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS_NCTF VSS AXM C141 SCD1U10V2KX-4GP C45 SCD1U10V2KX-4GP C140 SCD1U10V2KX-4GP C178 SCD1U10V2KX-4GP 2 C136 SCD1U10V2KX-4GP VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC_NCTF VCC NCTF C155 SCD1U10V2KX-4GP C126 SCD1U10V2KX-4GP 1 C62 SCD1U10V2KX-4GP 2 2 C183 SCD1U10V2KX-4GP 1 -1 CRESTLINE-GP-U B D C182 C448 SCD1U10V2KX-4GP C188 1 DY SCD1U10V2KX-4GP C179 SCD1U10V2KX-4GP C176 SCD1U10V2KX-4GP 2 C Place on the Edge SC1U10V3KX-3GP SC1U10V3KX-3GP C212 C202 FOR VCC SM 1D8V_S3 SC10U6D3V5MX-3GP C150 SCD22U10V2KX-1GP C191 Place CAP where LVDS and DDR2 taps C139 SCD22U10V2KX-1GP AW45SM_LF1_GMCH BC39 SM_LF2_GMCH BE39 SM_LF3_GMCH BD17 SM_LF4_GMCH BD4 SM_LF5_GMCH AW8 SM_LF6_GMCH AT6 SM_LF7_GMCH CRESTLINE-GP-U A C160 SCD1U10V2KX-4GP 2 C161 SCD1U10V2KX-4GP 2 1 UMA C156 C143 SCD1U10V2KX-4GP VCC GFX NCTF UMA C152 SC4D7U10V5ZY-3GP SC10U6D3V5MX-3GP SCD1U10V2KX-4GP C151 UMA Coupling CAP Coupling CAP 370 mils from the Edge UMA UMA AB33 AB36 AB37 AC33 AC35 AC36 AD35 AD36 AF33 AF36 AH33 AH35 AH36 AH37 AJ33 AJ35 AK33 AK35 AK36 AK37 AD33 AJ36 AM35 AL33 AL35 AA33 AA35 AA36 AP35 AP36 AR35 AR36 Y32 Y33 Y35 Y36 Y37 T30 T34 T35 U29 U31 U32 U33 U35 U36 V32 V33 V36 V37 FOR VCC CORE VCC_AXG_NCTF + VCC_AXG=7700mA C158 SCD1U10V2KX-4GP C430 ST220U4VDM-23GP TC11 UMA 1D05V_S0 C184 SCD1U10V2KX-4GP C210 C116 SC10U6D3V5MX-3GP UMA VCC_SM_LF VCC_SM_LF VCC_SM_LF VCC_SM_LF VCC_SM_LF VCC_SM_LF VCC_SM_LF ST220U2D5VBM-2GP TC8 308 mils from the Edge SCD47U16V3ZY-3GP VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG VCC_AXG U48G OF 10 DY SC10U6D3V5MX-3GP 1D05V_S0 R20 T14 W13 W14 Y12 AA20 AA23 AA26 AA28 AB21 AB24 AB29 AC20 AC21 AC23 AC24 AC26 AC28 AC29 AD20 AD23 AD24 AD28 AF21 AF26 AA31 AH20 AH21 AH23 AH24 AH26 AD31 AJ20 AN14 1D05V_S0 SB:Remove R123,R132,R136,R144 SC10U6D3V5MX-3GP VCC SM LF VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC_SM VCC GFX 3138mA AU32 AU33 AU35 AV33 AW33 AW35 AY35 BA32 BA33 BA35 BB33 BC32 BC33 BC35 BD32 BD35 BE32 BE33 BE35 BF33 BF34 BG32 BG33 BG35 BH32 BH34 BH35 BJ32 BJ33 BJ34 BK32 BK33 BK34 BK35 BL33 AU30 VCC SM POWER 1D8V_S3 C129 VCC 1D05V_S0 SB R143 2VCC_GMCH1R30 0R0402-PAD T17 T18 T19 T21 T22 T23 T25 U15 U16 U17 U19 U20 U21 U23 U26 V16 V17 V19 V20 V21 V23 V24 Y15 Y16 Y17 Y19 Y20 Y21 Y23 Y24 Y26 Y28 Y29 AA16 AA17 AB16 AB19 AC16 AC17 AC19 AD15 AD16 AD17 AF16 AF19 AH15 AH16 AH17 AH19 AJ16 AJ17 AJ19 AK16 AK19 AL16 AL17 AL19 AL20 AL21 AL23 AM15 AM16 AM19 AM20 AM21 AM23 AP15 AP16 AP17 AP19 AP20 AP21 AP23 AP24 AR20 AR21 AR23 AR24 AR26 V26 V28 V29 Y31 C135 SCD1U10V2KX-4GP -1 VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF VCC_AXG_NCTF SC10U6D3V5MX-3GP VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC SC10U6D3V5MX-3GP AT35 AT34 AH28 AC32 AC31 AK32 AJ31 AJ28 AH32 AH31 AH29 AF32 1573mA VCC CORE U48F OF 10 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title GMCH (4 of 6) Size Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 Sheet E of 45 A B C D E 1D05V_S0 SC10U6D3V5MX-3GP C180 0R2J-2-GP G72 R151 0R2J-2-GP UMA 2 SCD1U10V2KX-4GP HV 2 C66 SCD1U10V2KX-4GP C438 SCD1U10V2KX-4GP SC1U10V3KX-3GP C165 SCD1U10V2KX-4GP 1 R392 1D05V_S0 VTTLF VTTLF VTTLF AH50 AH51 A7 F2 AH1 C439 1 1200mA C146 2 SC10U6D3V5MX-3GP 1D05V_S0 VTTLF1 VTTLF2 VTTLF3 250mA C157 C132 SC10U6D3V5MX-3GP SC10U6D3V5MX-3GP VCC_RXR_DMI VCC_RXR_DMI AD51 W50 W51 V49 V50 VCC_PEG VCC_PEG VCC_PEG VCC_PEG VCC_PEG 1D05V_S0 D31 3D3V_S0 -1 10R2J-2-GP 1D05V_HV_S0 2 R372 R399 0R0402-PAD BAT54-7-F-GP SC10U6D3V5MX-3GP R377 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 1D5VRUN_QDAC L2 UMA HCB1608K-181T20GP 180ohm 100MHzC172 3D3V_HV_S0 C499 UMA 0R2J-2-GP G72 VCCD_LVDS VCCD_LVDS C199 SC1KP50V2KX-1GP 100mA 1D8V_S3 R394 0R3-0-U-GP UMA J41 H42 C40 B40 100mA VCCD_PEG_PLL VCC_HV VCC_HV 3D3V_HV_S0 U48 A43 VCCD_HPLL VCC_TX_LVDS 1D8V_TXLVDS_S3 R140 0R0603-PAD C163 BK24 BK23 BJ24 BJ23 1D8V_S3 VCC_SM_CK VCC_SM_CK VCC_SM_CK VCC_SM_CK C162 SCD1U10V2KX-4GP AJ50 VCC_DMI -1 200mA VCCD_QDAC AN2 C120 SC4D7U6D3V3KX-GP C123 SC2D2U6D3V3MX-1-GP 1 C174 SC1U10V3KX-3GP C173 2 AXD C121 SC4D7U6D3V3KX-GP 1 VTT CRT PLL B23 B21 A21 VTTLF VCCD_CRT VCCD_TVDAC N28 CRESTLINE-GP-U VCCD_CRT SCD1U10V2KX-4GP A SM 150mA R146 0R3-0-U-GP A CK SC1U10V3KX-3GP C148 C154 2 -1 VCC_AXF VCC_AXF VCC_AXF 1D8V_SUS_SM_CK G72 SC10U6D3V5MX-3GP C166 UMA UMA 0R0402-PAD M32 L29 UMA C181 R160 R376 11D8V_SUS_DLVDS 0R3-0-U-GP C198 UMA 1D5VRUN_TVDAC 2 R150 0R0603-PAD 5mA 1D25V_SUS_MCH_PLL2 250mA 1D25V_RUN_PEGPLL100mA 2PEGPLL_R 1D5VRUN_QDAC VCCA_TVA_DAC VCCA_TVA_DAC VCCA_TVB_DAC VCCA_TVB_DAC VCCA_TVC_DAC VCCA_TVC_DAC 1D8V_S3 -1 1D5V_S0 VCCA_SM_CK VCCA_SM_CK 100mA 20060809 BC29 BB29 1D25V_S0 SC2D2U6D3V3MX-1-GP VCCA_SM VCCA_SM VCCA_SM VCCA_SM VCCA_SM VCCA_SM_NCTF VCCA_SM_NCTF C171 SC10U6D3V5MX-3GP C492 SCD1U10V2KX-4GP UMA 2 C467 AT22 AT21 AT19 AT18 AT17 AR17 AR16 1D5VRUN_TVDAC AR29 -1 1D25V_S0 SCD1U10V2KX-4GP C145 1 UMA SCD1U10V2KX-4GP VCCA_SM VCCA_SM VCCA_SM VCCA_SM VCCA_SM C25 B25 C27 B27 B28 A28 VCC_AXD_NCTF VCCA_PEG_PLL AW18 AV19 AU19 AU18 AU17 M_VCCA_TVDACA AT23 AU28 AU24 AT29 AT25 AT30 C177 350mA 2 2 SC2D2U6D3V3MX-1-GP M_VCCA_TVDACC C466 UMA VSSA_PEG_BG VCC_AXD VCC_AXD VCC_AXD VCC_AXD VCC_AXD VCC_AXD 1D25V_S0 R145 0R0603-PAD 1 UMA 60mA 1D25V_SUS_MCH_PLL2 C463 VCCA_PEG_BG K49 POWER 1D25V_SUS_AXD 200mA 850mA 2 FOR Discrete change C461, C464, C466 to ohm SCD1U10V2KX-4GP R351 0R0402-PAD SC2D2U6D3V3MX-1-GP M_VCCA_TVDACB C464 UMA SCD1U10V2KX-4GP R352 0R0402-PAD C460 C520 SCD1U10V2KX-4GP UMA C461 K50 U51 40mA M_VCCA_TVDACB 40mA M_VCCA_TVDACC 40mA 60mA VCCD_CRT M_VCCA_TVDACA R349 0R0402-PAD VSSA_LVDS U13 U12 U11 U9 U8 U7 U5 U3 U2 U1 T13 T11 T10 T9 T7 T6 T5 T3 T2 R3 R2 R1 SC10U6D3V5MX-3GP C168 SCD1U10V2KX-4GP -1 SC1U10V3KX-3GP L11 UMA HCB1608K-181T20GP 2 180ohm 100MHz SC10U6D3V5MX-3GP 3D3V_S0 C164 C144 3D3VTVDAC C147 SCD1U10V2KX-4GP 1 1D25V_S0 VCCA_LVDS B41 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT SC10U6D3V5MX-3GP SCD1U10V2KX-4GP C508 SC10U6D3V5MX-3GP L13 DY C131 SC10U6D3V5MX-3GP SC10U6D3V5MX-3GP 220ohm 100MHz BLM18BB221SN1D-GP 1D25V_RUN_PEGPLL C682 SC1U10V3KX-3GP 1D25V_RUN_PEGPLL C681 A41 AXF 1D25V_S0 1D25V_S0 VCCA_MPLL SM CK C516 SCD1U10V2KX-4GP VCCA_HPLL 400uA C441 SCD1U10V2KX-4GP R383 3D3V_RUN_PEG_BG M_VCCA_MPLL G72 AL2 AM2 PEG SC1KP50V2KX-1GP VCCA_DPLLB DMI 10mA UMA 3D3V_S0 -1 R395 0R0402-PAD 120ohm 100MHz 0R2J-2-GP 21D8V_TXLVDS R393 UMA 0R2J-2-GP 2 1 C509 C437 SCD1U10V2KX-4GP FCM1608KF-1-GP L9 C429 2 C428 M_VCCA_HPLL SC10U6D3V5MX-3GP SC10U6D3V5MX-3GP 1D8V_TXLVDS_S3 VCCA_DPLLA A LVDS 2 G72 120ohm 100MHz B49 H49 A PEG 80mA M_VCCA_DPLLA 80mA M_VCCA_DPLLB 50mA M_VCCA_HPLL 150mA M_VCCA_MPLL R357 0R2J-2-GP SCD1U10V2KX-4GP FCM1608KF-1-GP L10 VSSA_DAC_BG TV C472 VCCA_DAC_BG B32 5mA UMA 1 UMA R100 0R0603-PAD M_VCCA_DAC_BG A30 G72 R359 1M_VCCA_DAC_BG 0R3-0-U-GP VCCA_CRT_DAC VCCA_CRT_DAC TV/CRT 2 R362 0R2J-2-GP A33 B33 VCC_SYNC LVDS C159 UMA 3D3V_CRTDAC_S0 SCD1U10V2KX-4GP 180ohm 100MHz 1D25V_SUS_MCH_PLL2 J32 C443 SC10U6D3V5MX-3GP 3D3V_S0 1D25V_S0 3D3V_SYNC_S0 C527 SCD1U10V2KX-4GP C513 M_VCCA_DPLLB SC10U6D3V5MX-3GP U48H OF 10 UMA SCD1U10V2KX-4GP C130 R119 G72 0R2J-2-GP R398 0R0603-PAD R118 UMA 0R2J-2-GP 10mA C222 SCD1U10V2KX-4GP SCD1U10V2KX-4GP C133 1 180ohm 100MHz R361 0R3-0-U-GP C223 SC10U6D3V5MX-3GP M_VCCA_DPLLA R162 0R0603-PAD 3D3V_S0 UMA C475 SCD1U10V2KX-4GP -1 SC10U6D3V5MX-3GP 1D25V_S0 C119 SC4D7U6D3V3KX-GP Place on the edge 80mA 3D3V_CRTDAC_S0 Title FOR Discrete change C166 to ohm GMCH (5 of 6) Size SCD1U10V2KX-4GP Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E 10 of 45 A B C D E AUDIO OP AMPLIFIER 5VA_OP_S0 mount R280,R281 R269->63.15334.1DL R268->63.12334.1DL FRONTL 30 FRONTR SOUND_L1 SC2D2U10V3KX-1GP SOUND_R1 R272 10KR2J-3-GP C334 5VA_OP_S0 C331 SC1U16V3ZY-GP SC1U16V3ZY-GP L_LINE_IN LIN+ R_LINE_IN RIN+ 17 LINLIN+ RINRIN+ SB SHUTDOWN# BYPASS 19 10 ROUT+ ROUTLOUT+ LOUT- 18 14 BYPASS AMP_SHUTDOWN# 30,32 C325 SC1U16V3ZY-GP 12 NC#12 GND GND GND GND GND U29 3D3V_S0_AU 5VA_OP_S0 OUT IN C1- C1+ SHDN# GND 74.01412.0E3 -1 G1410_SHDN# 13 14 15 16 17 3D3V_S0_AU G5930TBU-GP SB PGND NC#14 PVDD SHDNL# GND R274 -1 R282 INR OUTR SVSS OUTL R281 SB R592 0R2J-2-GP 30,32 AMP_SHUTDOWN# -1 G1412R41U-GP HP_L 3D3V_S0_AU G1410_SHDN# C332 0R0402-PAD DY 30 SPKR_L+1 2 R280 0R2J-2-GP R273 0R2J-2-GP R265 10KR2J-3-GP DY 1 R_LINE_IN R268 6K8R2J-GP 2 2R_LINE_IN_1 SCD47U16V3ZY-3GP GAIN0 SOUNDR 30 GAIN1 HP_R SPKR_R+1 SC2D2U10V3KX-1GP SB U30 DY 10KR2J-3-GP DY 10KR2J-3-GP C320 2 SC4D7U10V5ZY-3GP 11 13 20 21 G1431F2U-GP C1P 1 GAIN0 GAIN1 C324 C333 SPKR_R+ SPKR_RSPKR_L+ SPKR_L- DY SC2D2U10V3KX-1GP 1410_VSS GAIN0 GAIN1 C345 SC47P50V2JN-3GP 11410_VSS C327 SPKR_R+1 R276 10KR2J-3-GP 12 11 10 C336 SC4D7U10V5ZY-3GP SC1U16V3ZY-GP C330 VDD PVDD PVDD SPKR_L+1 1 U32 16 15 HP_R 2 10KR2J-3-GP R275 1410_VSS 30 10KR2J-3-GP R270 HP_L NC#12 NC#11 NVDD NC#9 DY C329 SC2D2U10V3KX-1GP 1 mount R280,R281 R269->63.10334.1DL R268->63.68234.1DL R277 0R2J-2-GP C318 SHDNR# SGND SVDD INL SCD47U16V3ZY-3GP SC47P50V2JN-3GP C344 R,L 1.2W Speaker L_LINE_IN R269 10KR2J-3-GP C316 SC22P50V2JN-4GP L_LINE_IN_1 C323 SC1U16V3ZY-GP SB 2 GAP-CLOSE-PWR R,L 1W Speaker SC2D2U10V3KX-1GP C321 3D3V_S0_AU G21 2 C337 SC4D7U10V5ZY-3GP SOUNDL 3D3V_S0 mount R274,R281 R269->63.36334.1DL R268->63.33334.1DL GAP-CLOSE-PWR 30 KBC_MUTE_GPIO8 R,L 1.5W Speaker G22 C1N 5V_S0 SB:U30 trace modify Internal Microphone Internal Speaker -1 LINE IN INTMIC1 LIN1 2 DY EC156 EC158 20.D0197.104 1 EC157 -1 SPKR1 ACES-CON4-1-GP EC159 22.10133.B11 2 PHONE-JK234-GP EC52 SC1KP50V2KX-1GP CDS2C16GTH-GP DY CDS2C16GTH-GP EC51 SC1KP50V2KX-1GP SPKR_L+ SPKR_RSPKR_R+ 20.F0714.002 CDS2C16GTH-GP AUD_LINE_L ACES-CON2-GP-U AUD_LINE_R SPKR_L- CDS2C16GTH-GP DYDY LINEIN_JD# R290 0R0402-PAD R288 0R0402-PAD 10KR2J-3-GP R289 LINE_IN_L 10KR2J-3-GP R287 2 30 LINE_IN_R INT_MIC1_CN 30 30 30 -1 NP2 NP1 -1 LINE OUT DY EC50 SC1KP50V2KX-1GP R284 75R2J-1-GP SRN1KJ-7-GP RN41 DY SPKR_L_A1 SPKR_R_A1 30 1 22.10133.B01 DY SPKR_R+1 C347 PHONE-JK233-GP EC53 SC1KP50V2KX-1GP 75R2J-1-GP AUD_MIC_L 10KR2J-3-GP R286 2 DYDY AUD_MIC_R R283 SC680P50V2KX-2GP 30 AUD_MICIN_L R291 0R0402-PAD R285 0R0402-PAD 30 AUD_MICIN_R 10KR2J-3-GP R292 PHONE-JK235-GP SPKR_L+1 C348 SC680P50V2KX-2GP NP2 NP1 -1 MIC_JD# 22.10133.B21 -1 MICIN1 30 MIC IN LINEOUT_JD# NP1 NP2 Wistron Corporation LOUT1 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title AUDIO AMP AND JACK Size Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 A B C D Sheet E 31 of 45 A 3D3V_S0 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP 1 SCD1U16V2ZY-2GP 1 ECSCI#_KBC ECSWI#_KBC 3D3V_S0 TP64 TP84 DC_BATFULL KBC_CIR 14 DC_BATFULL 33,38 S5_ENABLE 114 14 15 SOUT_CR/GPIO83/BADDR1 SIN_CR/CIRRX/GPIO87 GPIO84/HGPIO01/BADDR0 CIRTX/GPIO16/HGPIO04 GPIO34/CIRRX2 GPIO36 GPIO01 GPIO03 GPIO06/HGPIO06 GPIO07/HGPIO07 GPIO23 LDRQ#/GPIO24/HGPIO01 GPIO30 GPIO31 GPIO32 GPIO33 GPIO40 GPIO42/TCK GPIO43/TMS GPIO44/TDI GPIO45 GPIO46/TRST# GPIO47/JEN0# GPIO50/TDO GPIO51 GPIO52/RDY# GPIO53 IRRX2_IRSL0/GPIO70 IRTX/GPIO71 IRRX1/GPIO72 GPIO82/HGPIO00/TRIS# 64 95 93 94 119 109 120 65 66 16 17 20 21 22 23 24 25 26 27 28 73 74 75 110 GPIO R243 103 GND GND GND GND GND GND 18 45 78 89 116 NO_1394 1 33KR2J-3-GP 1KBC_XO_R2 X-32D768KHZ-38GPU R232 R230 KBC_XI 77 32KX1/32KCLKIN KBC_XO 79 30 32KX2 CLKOUT/GPIO55 33 CHG_V_PWM 63 117 31 32 118 62 1394_DETECT 13 12 11 10 71 72 PSDAT3/GPIO12 PSCLK3/GPIO25 PSDAT2/GPIO27 PSCLK2/GPIO26 PSDAT1 PSCLK1 86 87 90 92 F_SDI F_SDO F_CS0# F_SCK 2 10MR2J-L-GP 42 CHG_I_PWM 14 BRIGHTNESS 43 42 33 33 33 BAT_IN# CHG_ON# FP_DETECT# TPDATA TPCLK TB1/GPIO14/HGPIO04 TA2/GPIO20 TA1/GPIO56 A_PWM0 A_PWM1/GPIO21 B_PWM0/GPIO13 KBSOUT0/JENK# KBSOUT1/TCK KBSOUT2/TMS KBSOUT3/TDI KBSOUT4 KBSOUT5/TDO KBSOUT6/RDY# KBSOUT7 KBSOUT8 KBSOUT9 KBSOUT10 KBSOUT11 KBSOUT12/GPIO64 KBSOUT13/GPIO63 KBSOUT14/GPIO62 KBSOUT15/GPIO61/XOR_OUT KBSOUT16/GPIO60 KBSOUT17/GPIO57/HGPIO03 53 52 51 50 49 48 47 43 42 41 40 39 38 37 36 35 34 33 KCOL1 KCOL2 KCOL3 KCOL4 KCOL5 KCOL6 KCOL7 KCOL8 KCOL9 KCOL10 KCOL11 KCOL12 KCOL13 KCOL14 KCOL15 KCOL16 KCOL17 KCOL18 KBSIN0 KBSIN1 KBSIN2 KBSIN3 KBSIN4 KBSIN5 KBSIN6 KBSIN7 54 55 56 57 58 59 60 61 KROW1 KROW2 KROW3 KROW4 KROW5 KROW6 KROW7 KROW8 VCC_POR# 85 ECRST# KBC PS/2 DY R228 DY R224 GMCH 34 34 34 34 L KBC SPIDI SPIDO SPICS# SPICLK FIU TP78 TP76 TP73 TP70 TP71 TPAD28 TP74 TPAD28 TP72 TPAD28 TP75 TPAD28 R227 GMCH_BL_ON SB UMA RN38 NV_BLON 0R2J-2-GP 3D3V_AUX_S5 NON_FIR 3D3V_S0 ECRST# CHG_BCTL1 42 KA20GATE KBRCIN# SRN10KJ-6-GP WPC8768LDG-GP 20 Q12 B RSMRST# C RN35 3 WPC8768LDG-GP -1 MMBT3906-3-GP BLUETOOTH_EN S5_ENABLE TPAD28 TPAD28 TPAD28 TPAD28 C286 SC1U10V3KX-3GP 10KR2J-3-GP C277 SCD1U16V2ZY-2GP AGND 1 1394_DETECT R234 U22B2 OF 10KR2J-3-GP VCORF R231 PROGRAM# 42 CHG_3S_4S# SB 30 KBC_BEEP TPAD30 TP149 H 10KR2J-3-GP DY SB -1 WIRELESS_BTN# 33 BLON_OUT 14 NV_BLON 28 IRSL0_KBC IRSL0 DY IRTX_KBC IRTX R6131 DY 20R2J-2-GP IRRX1_KBC R6151 DY IRRX1 20R2J-2-GP R614 0R2J-2-GP USB_PWR_EN# 22 10KR2J-3-GP 1394 44 DY R611 R219 LOW_PWR PM_SLP_S3# 17,20,28,29,35,38,39,40,41 KBC_PWRBTN# 33 AC_IN# 42 LID_CLOSE# 33 3D3V_AUX_S5 PM_PWRBTN# 17,33 LDRQ0# 16 0R2J-2-GP NUM_LED# 33 CAP_LED# 33 DY FRONT_PWRLED 14 R601 STDBY_LED 14 10KR2J-3-GP RSMRST#_KBC 17 AD_OFF 43 ELOCK# 33 BRIGHT_SETTING CHARGE_LED 14 BT_BTN# 33 WLAN_TEST_LED 14 R602 CHG_BCTL0 34,42 SB 10KR2J-3-GP BT_LED 14 KBC_PWRBTN# NUM_LED# CAP_LED# SB DY 23 SB ENERGY_DET 23 CRT_DEC# 15 VCORF KBC_THERMALTRIP# 35 BRIGHT_SETTING 10MR2J-L-GP 101 105 106 107 R569 10KR2J-3-GP R238 DA0/GPI94 DA1/GPI95 DA2/GPI96 DA3/GPI97 D/A 3D3V_AUX_S5 R237 19 46 76 88 115 SB 10KR2J-3-GP R235 10KR2J-3-GP KBC_MATRIX0# KBC_MATRIX0# SER/IR SB AD_IA 42 MAIL# 33 INTERNET# 33 SYNC# 33 EPRESENTATION# 33 KBC_MATRIX0# 21 MAIL# INTERNET# R233 10KR2J-3-GP CIR 5V_AUX_S5 E51_TxD 111 E51_RxD 113 112 29 E51_TxD 29 E51_RxD 14 CCD_ON 97 98 99 100 108 96 X3 3D3V_AUX_S5 FOR KBC DEBUG VREF AD0/GPI90 AD1/GPI91 AD2/GPI92 AD3/GPI93 AD4/GPIO05 AD5/GPIO04 C282 E SPI C284 3D3V_AUX_S5 SPI_DI/GPIO77 SPI_DO/GPIO76/SHBM SPI_SCK/GPIO75 GPIO81 Small KB (14/15") VCC VCC VCC VCC VCC 102 VDD AVCC 80 SP L SWD/GPIO66 Big KB(17") 81 E51_TxD 84 83 82 91 A/D KCOL[1 18] 33 KROW[1 8] 33 SB H SC 104 17,29,39,41 PM_SLP_S4# SMB U22A SDA2 SCL2 SDA1 SCL1 33 E-BUTTON# 22 BLUETOOTH_EN 29 WIRELESS_EN 30,31 AMP_SHUTDOWN# OF LPC 68 67 69 70 BATTERY -> LPCPD#/GPIO10/HGPIO00 LRESET# LCLK LFRAME# LAD0 LAD1 LAD2 LAD3 SERIRQ CLKRUN#/GPIO11/HGPIO02 KBRST# GA20 ECSCI# SMI# PWUREQ# BAT_SDA BAT_SCL 43 43 SB TPAD28 TPAD28 SCD1U16V2ZY-2GP THER_SDA THER_SCL THERMAL -> E51_TxD DY R245 2 3D3V_AUX_S5 2PCLK_KBC_RC DY DY 1 R250 0R0603-PAD 2 E51_RxD 124 126 127 128 125 KBRCIN# 122 KA20GATE 121 ECSCI#_KBC 29 CHG_BCTL1 ECSWI#_KBC 123 ADT_DIFF 3D3V_S0 VBAT 65W C298 C285 2 90W H SB 10KR2J-3-GP ECSWI# SDM03MT40A-7-F-GP 10KR2J-3-GP C296 17 10KR2J-3-GP SC4D7P50V2CN-1GP R244 C276 SC15P50V2JN-2-GP L 16,34 LPC_LFRAME# 16,34 LPC_LAD0 16,34 LPC_LAD1 16,34 LPC_LAD2 16,34 LPC_LAD3 17,26 INT_SERIRQ 17,26 PM_CLKRUN# 16 KBRCIN# 16 KA20GATE R239 0R2J-2-GP DY C281 SC15P50V2JN-2-GP SC27P50V2JN-2-GP ADT_DIFF 2PLT_RST1#_1 100R2J-2-GP PCLK_KBC 3D3V_S0 C287 ECSCI#_1 C299,C297 colse to Pin102 VBAT SC1U16V3ZY-GP PLT_RST1# 42 C300 17 C290 10KR2J-3-GP C283 -1 R236 R246 1 C301,C295 colse to Pin VDD C297 BAT_SCL THER_SCL 7,17,21,23,28,29,34 DY -1 10KR2J-3-GP DY C299 SC10U10V5ZY-1GP 2 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP DY C295 SCD1U16V2ZY-2GP SRN4K7J-10-GP RN36 BAT_SDA THER_SDA SC C301 EC117 SC10U10V5ZY-1GP SC10U10V5ZY-1GP VBAT SB D16 3D3V_AUX_S5 3D3V_AUX_S5 3D3V_S0 SRN10KJ-6-GP Q11 2 THER_SCL THER_SDA LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3 SMBC_G792 20,28 SMBD_G792 20,28 LPC_LAD[0 3] 16,34 LDRQ0# 16 PLT_RST1# 7,17,21,23,28,29,34 2N7002DW-1-GP 3D3V_S0 INT_SERIRQ 17,26 LPC_LFRAME# 16,34 3D3V_S0 IRTX IRRX1 IRSL0 MODE R525 Connecting a 10 K external pull-down resistor makes the base address sample low, setting the FIR Index-Data pair at 2Eh-2Fh R606 DUMMY-R2 DUMMY-R2 C698 PCLK_SIO_RC FIR 3D3V_S0 FIR-TFDU6102-2GP DUMMY-C2 CLK14_SIO_RC DUMMY-C2 PC87381-VBH-GP Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C PM_CLKRUN# 17,26 R609 FIR C699 42 33 37 39 41 18 26 29 31 VSS VSS VSS IRRX1 IRRX2_IRSL0/GPIO17 IRTX R608 43 25 CLKIN LCLK 16 27 28 30 LDRQ#/XOR_OUT LRESET# SERIRQ LFRAME# LAD0 LAD1 LAD2 LAD3 32 36 38 40 71.87381.A0G VCC2/IRED_ANODE IRED_CATHODE TXD RXD SD VCC1 MODE GND FIR 23 34 NC#42 NC#33 NC#37 NC#39 NC#41 NC#4 NC#18 NC#26 NC#29 NC#31 SIO PC87381 U65 LPCPD# R610 DUMMY-R2 PM_SUS_STAT# 17 Title 10KR2J-3-GP RN85 Near TauchPad1 Con G87 CTS1# DCD1# DSR1# RI1# SIN1 VCORF DTR1#_BOUT1/BADDR RTS1#/TRIS# SOUT1/TEST# GPIO00 GPIO01 GPIO02 GPIO03 GPIO04 GPIO20 GPIO21/LPCPD# CLKRUN#/GPIO22 GPIO23 RESERVED/GPO24 44 45 46 SIO_VCORF 10 BADRR_STRAP 47 48 R607 10KR2J-3-GP 56.15001.081 24 35 VDD VDD VDD U67 2 FIR FIR IRRX1 IRSL0 IRTX 10mil 10mil 10mil KBC_CIR CIR 0R2J-2-GP C679 2 ST47U6D3VCM SC10U10V5ZY-1GP C680 SCD1U16V2ZY-2GP TC24 DY SCD1U16V2ZY-2GP C678 40mil C700 SCD1U16V2ZY-2GP PCLK_SIO C697 SCD1U16V2ZY-2GP Place C581 ,C583 near Pin1 and Pin6 3D3V_S0 Layout Guide: (1) FIR_3D3V : 30 mils, (2) C583, C581 close to U32 FIR SCD1U16V2ZY-2GP VISHAY FIR Module SC1U10V3ZY-6GP FIR C696 11 12 13 14 15 17 21 19 22 20 1 CLK14_SIO C695 Size A2 IR_GND GAP-CLOSE IR_GND Date: A KBC WPC8768L/SIO PC87381 Document Number Rev -1 Columbia/Tangiz Monday, February 26, 2007 Sheet 32 of 45 C SC1U16V3ZY-GP DY DY MAIL# MAIL# SB DY ERC10 5V_S5 TP142 TPAD30 TP141 TPAD30 TP29 TPAD30 4,16,35 H_PWRGD WLAN1 BLUE2 TP140 TPAD30 32,38 S5_ENABLE TP143 TPAD30 17,32 PM_PWRBTN# -1 1 2 3D3V_S5 Wireless ON/OFF WIRELESS_BTN#_1 -1 C370 SCD1U16V2ZY-2GP DY ERC11 20.K0228.012 BLT_BTN#_1 TP139 TPAD30 3D3V_AUX_S5 SWITCHCN1 ACES-CON12-4-GP R303 470R2J-2-GP Check test point SRC1KP50V8MX-GP SB KBC_PWRBTN# 32 LID_CLOSE# 32 C29 SCD22U16V3KX-2-GP SB 20.F0714.002 BlueTooth ON/OFF DY 13 R304 10KR2J-3-GP KBC_PWRBTN#_CN 2 100R2F-L1-GP-U EC108 SCD1U16V2ZY-2GP ACES-CON2-GP-U 2 32 EC110 SRC1KP50V8MX-GP DY SC1KP50V2KX-1GP SRC1KP50V8MX-GP 3D3V_AUX_S5 EC109 SC1KP50V2KX-1GP DY ERC9 INTERNET# E-BUTTON# PROGRAM# 14 FRONT_PWRLED#_Q STDBY_LED#_Q 14 32 SYNC# 32 ELOCK# 32 EPRESENTATION# 32 INTERNET# 32 E-BUTTON# 32 PROGRAM# R48 COVER_SW# 12 11 10 SYNC# ELOCK# MEDIA_LED# SB LID1 KBC_PWRBTN#_CN NUM_LED# 32 CAP_LED# 32 R49 10KR2J-3-GP 14 3D3V_S5 14 G2 GAP-OPEN 2nd source:20.F00984.002 DY SRN10KJ-L3-GP 3D3V_S0 C687 10 11 12 C111 1 Cover Up Switch SC1U16V3ZY-GP 13 EC9 E 3D3V_AUX_S5 3D3V_S0 SB 3D3V_S0 ACES-CON12-4-GP PWRCN1 3D3V_S0 10 9E-BUTTON# 8PROGRAM# 7MAIL# D SC1U16V3ZY-GP C367 SCD1U16V2ZY-2GP INTERNET# EPRESENTATION# ELOCK# SYNC# SB 20.K0228.012 RP7 B A TP90 TPAD30 4,6 H_CPURST# SB DY EC99 62.40018.331 DY R293 R522 32 BT_BTN# 32 WIRELESS_BTN# 470R2J-2-GP 470R2J-2-GP Test Point SW-SLIDE58-GP SW-SLIDE58-GP EC54 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP WIRELESS_BTN#_1 BLT_BTN#_1 62.40018.331 BLT_BTN#_1 WIRELESS_BTN#_1 量 Dimm Door 3D3V_S0 D29 21 ODD_LED# 16 SATA_LED# MEDIA_LED# BAW56PT-U 83.00056.E11 RN55 SRN10KJ-6-GP 3D3V_S0 5V_S0 EC135 EC137 EC138 EC139 2 SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP TP_DATA TP_CLK KROW8 KROW7 KROW6 KROW5 EC141 EC140 EC142 EC143 2 SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP KROW4 KROW3 KROW2 KROW1 EC144 EC146 EC145 EC147 2 SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP EC149 EC148 EC151 EC150 2 SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP KROW[1 8] SC220P50V2JN-3GP KCOL[1 18] SC KCOL17 EC15 KCOL18 EC16 DY EC19 2 Morar_SB SRN100J-3-GP SC DY EC18 TP_RIGHT TP_SCROLL_RIGHT TP_SCROLL_UP TP_SCROLL_LEFT TP_SCROLL_DOWN TP_LEFT 10 11 12 USBPP7 USBPN7 TP_RIGHT TP_SCROLL_RIGHT TP_SCROLL_UP TP_SCROLL_LEFT TP_SCROLL_DOWN TP_LEFT 32 17 FP_DETECT# FP_ID 5V_S0 14 EC100 SCD1U16V2ZY-2GP SC220P50V2JN-3GP 17 SB DY 10 11 12 13 14 15 C690 ACES-CON15-GP DY SC1U16V3ZY-GP bom1 Wistron Corporation SC220P50V2JN-3GP 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C KCOL9 KCOL10 KCOL11 KCOL12 CHECK KB SPEC AND PIN DEFINE Title KROW[1 8] 32 KCOL[1 18] 32 Size BUTTONs / KB / TOUCHPAD Document Number Columbia/Tangiz Date: Monday, February 26, 2007 A 2 1 SC 17 17 KCOL1 KCOL2 KCOL3 KCOL4 RN29 2 16 2 SC220P50V2JN-3GP SC220P50V2JN-3GP 32 TPDATA SC220P50V2JN-3GP 32 TPCLK SC220P50V2JN-3GP 25 TauchPad1 1 EC131 EC132 EC134 EC133 SB FPCN1 KCOL5 KCOL6 KCOL7 KCOL8 C246 SB 20.K0228.012 1 KROW8 KCOL1 KCOL2 KCOL3 KCOL4 KCOL5 KCOL6 KCOL7 KCOL8 KCOL9 KCOL10 KCOL11 KCOL12 KCOL13 KCOL14 KCOL15 KCOL16 KCOL17 KCOL18 C245 SC1U16V3ZY-GP 13 SC SC220P50V2JN-3GP Internal KeyBoard CONN EC21 DY RN28 SCD1U16V2ZY-2GP SRN10KJ-6-GP SC220P50V2JN-3GP 2 SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP SC220P50V2JN-3GP ACES-CON12-4-GP KROW1 KROW2 KROW3 KROW4 KROW5 KROW6 KROW7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 KB1 EC128 EC129 EC136 EC130 27 28 KCOL13 KCOL14 KCOL15 KCOL16 20.K0127.026 ETY-CON26-2-GP EC20 DY SCD1U16V2ZY-2GP 5V_S0 SC SC1U16V3ZY-GP EMI Bypass cap B C D Sheet E 33 Rev -1 of 45 3D3V_AUX_S5 3D3V_AUX_S5 SRN10KJ-6-GP RN39 SC EC118 DY 1 SCD1U16V2ZY-2GP SB SPI_HOLD# CHG_BCTL0 32,42 ER18 0R0603-PAD -1 ER15 150R2J-L1-GP-U VCC HOLD# CLK DIO SPI_HOLD# ER16 ER17 DY CS# DO WP# GND 2 150R2J-L1-GP-U 150R2J-L1-GP-U SPICLK SPIDO 32 32 EC112 SC47P50V2JN-3GP SB Close to KBC GOLDEN FINGER FOR DEBUG BOARD C617 DY 5V_S0 5V_S0 U26 SC100P50V2JN-3GP -1 R465 0R0402-PAD 7,17,21,23,28,29,32 PLT_RST1# 16,32 LPC_LFRAME# DB_PLTRST1# PCLK_FWH PCLK_FWH R464 DY 100R2J-2-GP Close to SPI ROM DY EC116 2 EC115 W25X80-VSSI-GP 8M Bits SPI FLASH ROM SC4D7P50V2CN-1GP SC47P50V2JN-3GP SB SPI_WP# SPICS# SPIDI U25 32 32 PCLKFWH C616 DY SC10P50V2JN-4GP 16 FWH_INIT# FWH_INIT# LPC_LAD3 LPC_LAD2 LPC_LAD1 LPC_LAD0 EXT_FWH# 3D3V_S0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 PLT_RST1# LPC_LFRAME# PCLK_FWH FWH_INIT# LPC_LAD3 LPC_LAD2 LPC_LAD1 LPC_LAD0 EXT_FWH# TP83 TPAD30 3D3V_S0 FOX-GF30 ZZ.GF030.XXX 16,32 LPC_LAD[0 3] LPC_LAD[0 3] Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title BIOS Size A3 Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 Sheet 34 of 45 Aux Power 3D3V_AUX_S5 I = 150 mA SC 3D3V_AUX_S5 R603 2K2R2J-2-GP R97 56R2J-4-GP U63 NC#4 E E 2H_PWRGD# B DY 1KR2J-1-GP DY C Q35 3D3V_AUX_S5 MMBT3904-3-GP DY -1 R612 10KR2J-3-GP 2 C114 SCD1U16V2ZY-2GP MMBT2222A-3-GP Q6 SCD1U16V2ZY-2GP 1 4,16,33 H_PWRGD C R96 BC1 D7 BAS16-1-GP 38 PURE_HW_SHUTDOWN# R529 210KR2J-3-GP MXM_THER 28 DY 5V_S5 5V_S0 DY Q26 TP0610K-T1-GP -1 C618 RUN_POWER_ON 1 SC 2 D37 RLZ12B-1-GP C693 DY D G 2N7002-11-GP Z_12V_D3 D D D D AO4468-GP 84.04468.037 3D3V_S5 U55 S S S G AO4468-GP 84.04468.037 Q24 S G D D D D 3D3V_S0 Z_12V_D3 Q25 2N7002-11-GP U58 S S S G -1 -1 3D3V_runpwr 10KR2J-3-GP DY -1 R452 100KR2J-1-GP R593 1 Z_12V_G3 330KR2F-L-GP 330KR3J-L-GP SCD1U25V3KX-GP R454 R458 SCD1U25V3KX-GP C610 84.00610.C31 G DY D S Z_12V 10KR2J-3-GP 3D3V_S0 R457 100R5J-3-GP SCD1U25V3KX-GP R456 DCBATOUT KBC_THERMALTRIP# 32 20 3V/5V_EN Run Power D 74.00909.03F S G909-330T1U-GP SC1U16V3ZY-GP SC1U16V3ZY-GP BC3 C694 PM_THRMTRIP-A# 4,7,16 B VOUT VIN GND SHDN# 1 5V_AUX_S5 1D05V_S0 1D05V_S0 1D8V_S0 1D8V_S3 U66 S S S G DY D D D D -1 AO4468-GP 84.04468.037 Q23 17,20,28,29,32,38,39,40,41 PM_SLP_S3# B C R1 R2 E PDTC124EU-1-GP UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size RUN POWER and 3D3V_AUX_S5 Document Number Rev Columbia/Tangiz Date: Monday, February 26, 2007 Sheet 35 of -1 45 MAX8717 1D8V/1D05V CPU_CORE MAX8770 VID Setting H_VID0 PWRG(OD / 3.3V) VID1(I / 1.05V) D H_VID2 Input Power 5V_S0 Output Signal VID0(I / 1.05V) H_VID1 Output Power VDD 1D8V (O) VGATE_PWRGD DCBATOUT_8717 1D05V(O) VID3(I / 1.05V) H_VID4 Output Power VID5(I / 1.05V) H_VID6 VID6(I / 1.05V) VCC_CORE_PWR(O) Input Signal PSI# PM_SLP_S4# VCC_CORE_S0(Imax=47A) EN1 0D9V_S0 PM_SLP_S3# EN2 PSI# (I / 3.3V) CPUCORE_ON SHDN#(I / 3.3V) PM_DPRSLPVR 5V_S5 Output Signal CPUCORE_ON VIN 1D8V_S3 VLDOIN PGOOD1 DPRSLPVR (I / 3.3V) H_DPRSTP# 1D05V_S0 (9.5A) Input Signal VID4(I / 1.05V) H_VID5 1D8V_S3 (8.5A) D VCC VID2(I / 1.05V) H_VID3 PM_SLP_S3# DPRSTP# (I / 3.3V) PM_SLP_S4# Voltage Sense VCC_SENSE C 0D9V_S0 (1.5A) VTT S3 0D9V_S3 VTTREF S5 CCI(I / Vcore) TPS51100 C VSS_SENSE GNDS(I / Vcore) 1D25V_S0 Input Power DCBATOUT_6262 VCC(I) 5V_S0 1D5V_S0 1D25V(O) VIN 1D25V_S0 (4A) VCC(I) PM_SLP_S3# 5V_S0 EN VDD(I) POK CPUCORE_ON APL5915 1D5V_S0 MAX8744 5V/3D3V 1D8V_S3 B VIN 2D5V_S0 Input Signal PGOOD1(OD / 5V) 3D3V_S0 CPUCORE_ON VIN 8744_SHDN# 1D05V(O) 2D5V_S0 (300mA) PM_SLP_S3# SHDN# PGOOD2(OD / 5V) S5_ENABLE S5_ENABLE 1D5V_S0 (4A) B CPUCORE_ON POK EN CPUCORE_ON ON3 APL5308 APL5912 Output Power Charger ISL6255 ON5 PGOOD5(O) 5V_S5 (6A) Input Signal CHGON#/OFF Input Power A 1D5V(O) Output Signal PGOOD3(O) 3D3V_S5 (7A) BT_TH Output Signal ICTL BATT PKPRES ACOK BT+SENSE AC_IN DCBATOUT_8744 A VIN Input Power AD+ ACIN Output Power Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C BT+ VOUT (O) Title DCBATOUT VOUT (O) Power Block Diagram Size A3 Document Number Date: Monday, February 26, 2007 Rev -1 Columbia/Tangiz Sheet 36 of 45 A A 5V_S0 -1 1 1 2 SC10U25V6KX-1GP SC10U25V6KX-1GP 2 GAP-CLOSE-PWR 2 SE330U2VDM-6-GP 2 SE330U2VDM-6-GP SE330U2VDM-6-GP 1 1 SCD1U25V3KX-GP 2 8770_CSP2 TC5 SC EC2 DY TC3 SE330U2VDM-6-GP UMA TC1 SE330U2VDM-6-GP R15 R21 R19 3K48R2F-GP NTC-10K-9-GP C12 SB SB -1 IND-D36UH-9-GP R14 2K1R2F-GP 1 U1 AO4456-GP S S S G Id=14.5A Qg=25~35nC Rdson=5.9~7.25mohm G1 SC10U25V6KX-1GP 2 U36 AO4456-GP MAX8770GTL-GP 1 1 10KR2J-3-GP C25 SCD1U10V2KX-4GP SC10U25V6KX-1GP 1 POUT C9 SC1000P50V3JN-GP 1 41 S S S G DY GND L5 VSS_SENSE D D D D D 8770_POUT VRHOT# EC56 Circuit and components value need change 8770_GNDS C13 SE330U2VDM-6-GP 13 SC10U25V6KX-1GP GNDS D D D D 56R2J-4-GP R37 DY2 8770_VRHOT# 0R0402-PAD C VCC_CORE_S0 -1 1D25V_S0 R2 100R2F-L1-GP-U CSN2 8770_CSN2 C3 8770_CSP2 15 C2 14 AO4474-GP SC10U25V6KX-1GP CSP2 PGND2 23 AO4474-GP Id=13A Qg=10~14nC Rdson=9.4~12mohm DY EC3 SC C4 8770_DL2 THRM 10KR2F-2-GP R11 24 DL2 S S S G 8770_THRM U2 8770_LX2 U35 SC PANASONIC 330uF / 2V / V size ESR=6mohm / Iripple=3.7A -1 DCBATOUT SB C5 SC10U25V6KX-1GP LX2 22 71K5R2F-1-GP VCC_SENSE 5 21 TIME SCD22U16V3KX-2-GP TC6 SCD1U16V2ZY-2GP DH2 C15 8770_CCI_1 R7 SC470P50V2KX-3GP 20KR2F-L-GP 8770_BST21 R6 8770_BST2_11 C17 SCD22U16V3KX-2-GP 0R0603-PAD 8770_DH2 8770_CCI 8770_CSN1 TC4 SCD1U25V2ZY-1GP BST2 20 S S S G 10 8770_CSP1 D D D D CCI D D D D 12 TC2 Id=14.5A Qg=25~35nC Rdson=5.9~7.25mohm C8 SC4700P50V2KX-1GP FB R16 R22 R20 3K48R2F-GP NTC-10K-9-GP C11 REF R5 8770_FB_1 3K65R2F-1-GP 8770_FB R4 100R2F-L1-GP-U 11 8770_REF SCD22U10V2KX-1GP R10 8770_CSP1 8770_CSN1 U34 AO4456-GP -1 17 16 U4 AO4456-GP SB CSP1 CSN1 IND-D36UH-9-GP R17 2K1R2F-GP 27 18 B VCC_CORE_S0 SC10U25V6KX-1GP PGND1 GND DY EC57 L4 C14 8770_VCC DL1 8770_DL1 SHDN# CCV 8770_LX1 26 DPRSLPVR 8770_TIME 28 AO4474-GP C7 -1 DPRSTP# 8770_CCV SC470P50V2KX-3GP LX1 SCD22U16V3KX-2-GP PSI# C16 1 R9 38 DH1 29 8770_BST11 R18 8770_BST1_11 0R0603-PAD 8770_DH1 1 2 SC2D2U10V3KX-1GP 8770_SHDN# 30 AO4474-GP C1 SCD1U16V2ZY-2GP 8770_DPRSLPVR 39 BST1 C19 C6 SCD1U25V2ZY-1GP 40 D0 D1 D2 D3 D4 D5 D6 -1 C349 0R0402-PAD 31 32 33 34 35 36 37 8770_TON S S S G C 8770_DPRSTP# PWRGD S S S G 7,17 PM_DPRSLPVR 39,40,41 CPUCORE_ON 8770_PSI# CLKEN# 25 TON D D D D PSI# 8770_D0 8770_D1 8770_D2 8770_D3 8770_D4 8770_D5 8770_D6 0R0402-PAD 0R0402-PAD 0R0402-PAD 0R0402-PAD 0R0402-PAD 0R0402-PAD 0R0402-PAD R29 0R0402-PAD R36 0R0402-PAD R28 0R0402-PAD R35 0R0402-PAD VDD S S S G 4,7,16 H_DPRSTP# R24 R32 R25 R33 R26 R34 R27 VCC D D D D H_VID0 H_VID1 H_VID2 H_VID3 H_VID4 H_VID5 H_VID6 -1 U33 R8 200KR2F-L-GP S S S G 7,17 VGATE_PWRGD 19 U3 C350 D D D D R23 2K2R2J-2-GP U5 D D D D B Id=13A Qg=10~14nC Rdson=9.4~12mohm DCBATOUT 8770_VCC SCD1U25V3KX-GP C10 SC -1 3D3V_S0 5 5 5 C18 SC10U10V5KX-2GP DCBATOUT R3 10R3J-3-GP D Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C SCD22U16V3KX-2-GP 8770_CSN2 Title VCC_CORE_2 Size A3 Document Number Date: Monday, February 26, 2007 Rev -1 Columbia/Tangiz Sheet 37 of 45 SB TC19/TC20 >-1 留TC19 TC21/TC22 >-1 留TC22 GAP-CLOSE-PWR G20 -1 TC27 SE100U25VM-L1-GP DCBATOUT_8744 DCBATOUT_8744 8744_DL5 12 8744_CSH5 30 FB3 CSL5 13 ON3 FB5 11 3V/5V_EN ON5 8744_SKIP 10 SKIP DRVA OUTA FBA ONA PGOODA PGOOD3 PGOOD5 EXT_PAD 32 31 22 27 14 33 GND R507 52K3R2F-L-GP SC4D7U25V6KX-1GP 1 2 1 CPUCORE_ON 28,37,39,40,41 UMA A R510 100KR2J-1-GP Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 2006/09/05 MODIFIED FEL LDO5 REF GND Freqency select 500K 300K 200K Title 5V/3D3V Size A3 Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 R495 B R487 100KR2J-1-GP C659 SCD1U25V3KX-GP 3D3V_S0 300KR2F-GP A R506 SC33P50V2JN-3GP 2 C653 0R0402-PAD R511 C652 SC1U10V3KX-3GP R505 0R0402-PAD NEAR MAX8744 C642 SC1KP50V2KX-1GP R494 -1 NEAR MAX8744 2 R496 DCBATOUT_8744 GAP-CLOSE-PWR C648 DY C644 GAP-CLOSE-PWR G78 KEMET 220uF 6.3V ESR=25mOhm Iripple=2.4A -1 0R0402-PAD R486 R492 0R0402-PAD 0R2J-2-GP 5V_AUX_S5 GAP-CLOSE-PWR G79 15K4R2F-GP ILIM GAP-CLOSE-PWR G81 10KR2F-2-GP 8744_ILIM 8744_FB5 3V/5V_EN SC1KP50V2KX-1GP 35 R513 200KR2F-L-GP R508 150KR2F-L-GP REF SCD22U10V2KX-1GP GAP-CLOSE-PWR G82 2 SHDN 475R2F-L1-GP AO4422-1-GP C643 SC100P50V2JN-3GP C619 TC22 18 CSH5 U56 C GAP-CLOSE-PWR G80 -1 R467 SCD01U16V2KX-3GP2 DL5 CSL3 BST5 CSH3 28 FSEL DH3 SB GAP-CLOSE-PWR G83 2 29 BST3 5V_S5 GAP-CLOSE-PWR G84 8744_CSH3 1 2KR2F-3-GP R466 4K7R2F-GP DY PGND S S S G -1 PM_SLP_S3# 8744_LX5 8744_REF R498 17 8744_SHDN# 20 LX5 3V/5V_EN R512 21 DH5 DL3 8744_FEB3 6K49R2F-1-GP 10KR2F-2-GP LX3 23 25 SCD22U10V2KX-1GP NEAR MAX8744 17,20,28,29,32,35,39,40,41 24 8744_DL3 28744_BST3 26 SCD1U25V3KX-GP 2D2R3J-2-GP8744_DH3 C650 SC100P50V2JN-3GP 32,33 S5_ENABLE G85 8744_ONA KEMET 220uF 6.3V ESR=25mOhm Iripple=2.4A R493 Imax=6A OCP=11A 5V_PWR ST220U6D3VDM-17GP GAP-CLOSE-PWR Nippon Chemi-Con Al Cap 6D3V, F61 ESR=10mohm 19 U24 AO4406-1-GP IN D D D D R509 0R2J-2-GP 8744_FEL R476 C636 2 15 8744_BST5 2D2R3J-2-GP SCD1U25V3KX-GP 8744_DH5 16 R484 AOS Id=9.3A Qg=9.8nC Rdson=19.6~24mohm GAP-CLOSE-PWR G72 L23 IND-4D7UH-88-GP C637 28744_BST3 LDO5 MAX8744ETJ-GP-U U60 C645 GAP-CLOSE-PWR G73 CYNTEC 4.7uH Idc=5.5A 6*6 DCR=37mOhm -1 S S S G GAP-CLOSE-PWR G74 C615 SB SB C614 DY DY 475R2F-L1-GP TC19 C622 SB D D D D GAP-CLOSE-PWR G71 R460 C649 GAP-CLOSE-PWR G75 -1 ST220U6D3VDM-17GP SCD01U16V2KX-3GP GAP-CLOSE-PWR G76 U57 AO4468-GP R514 R515 0R2J-2-GP R463 1K78R2F-GP C C634 8744_REF AOS Id=9.2A Qg=9~12nC Rdson=17.4~22mohm IND-2D2UH-46-GP GAP-CLOSE-PWR G77 SC4D7U10V5KX-1GP SCD1U10V2KX-5GP U23 AO4468-GP C638 1 S S S G CYNTEC 2.2uH Idc=8A 6*6 DCR=18mOhm 3D3V_PWR SC4D7U25V6KX-1GP 1 D D D D C291 1 SB L22 SB G70 DY S S S G Imax=6A OCP=12A 3D3V_S5 SCD1U50V3KX-GP GAP-CLOSE-PWR GAP-CLOSE-PWR 0R0402-PAD Nippon Chemi-Con Al Cap 6D3V, F61 ESR=10mohm G86 D D D D GAP-CLOSE-PWR G14 C613 D 5V_AUX_S5 SB C635 SC1U25V3KX-GP GAP-CLOSE-PWR G15 C294 GAP-CLOSE-PWR G17 SCD1U50V3KX-GP SC4D7U25V6KX-1GP GAP-CLOSE-PWR G18 SC4D7U25V6KX-1GP D 2 GAP-CLOSE-PWR G19 B DCBATOUT_8744 G13 DCBATOUT Sheet 38 of 45 A B C D E TC15/TC16 >-1 留TC15 -1 TC17/TC18 >-1 留TC17 DCBATOUT SB TC25 SE100U25VM-L1-GP 4 ILIM2 PGOOD1 28 ILIM1 PGOOD2 SKIP VCC=Force PWM REF=Low noise GND=Pulse Skipping SKIP2 FB2 MAX8717ETI-T-GP SC10U25V6KX-1GP -1 R479 27 8717_PG1 0R0402-PAD 98717_PG2 R485 0R0402-PAD 8717_FSEL CPUCORE_ON 28,37,38,40,41 DY -1 R478 0R0402-PAD SB DY C639 Panasonic 220uF 2.5V ESR=25mOhm Iripple=1.8A R483 0R2J-2-GP GAP-CLOSE-PWR G65 1 SB C689 R474 GAP-CLOSE-PWR G66 GAP-CLOSE-PWR G67 DY Rc R473 C628 SCD1U50V3ZY-GP 2 C632 SC100P50V2JN-3GP 8717_REF 1 2 8717_FB1 8717_REF REF 4 C629 10 FSEL Cs1 SCD22U16V3KX-2-GP 8717_FB2 SKIP1 C625 SC1500P50V2KX-2GP 8717_CSH1 8717_SKIP2 1K33R2F-GP TC17 8717_ILIM1 DY GAP-CLOSE-PWR G63 GAP-CLOSE-PWR G68 GAP-CLOSE-PWR G69 DY 10KR2F-2-GP Rd Nippon GAP-CLOSE-PWR Chemi-Con Al Cap Vout=[1+(Rc/Rd)]*1 390uF/2D5V ESR=10mohm 2 8717_ILIM2 C605 Rs1 R226 26 1 25 FB1 R469 22R2J-2-GP 1D8V_S3 G64 SB CSL1 ON2 Vcal.=1.8V SB Rs1 = L / DCR / Cs1 1D8V_PWM IND-1D5UH-34-GP ON1 Id=9.6A Qg=18nC, Rdson=13.5~16.5mohm 8717_SKIP1 2 8 24 SC10U25V6KX-1GP CSH1 AGND 2 1 CSL2 8717_ON2 SC1U10V3KX-3GP 8717_REF VCC CSH2 11 8717_ON1 C641 2006.0928 add 29 12 PGND C651 Adjust the current limit threshold from R14, R15 DY SC SC1KP50V2KX-1GP R480 0R0402-PAD R503 0R0402-PAD SC1U10V3KX-3GP Panasonic 330uF 2.5V ESR=15mOhm Iripple=3.1A U20 AO4706-GP S S S G 8717_CSH2 17,29,32,41 PM_SLP_S4# Nippon Chemi-Con Al Cap 390uF/2D5V ESR=10mohm 8717_DL1 GND 1D8V Iomax=9.5A OCP>17A CYNTEC 2.2uH Irms=14A Isat=16A L20 DCR=5.8~7mOhm 8717_LX1 DL2 20 C293 8K45R2F-2-GP Id=14.5A Qg=25~35nC, Rdson=13.5~16.5mohm GAP-CLOSE-PWR Vout=(1+Ra/Rb)*1 21 SCD1U50V3KX-GP DY -1 DY LX1 D D D D SC1500P50V2KX-2GP 17,20,28,29,32,35,38,40,41 PM_SLP_S3# C633 SC100P50V2JN-3GP DH1 SCD1U50V3ZY-GP 2 D D D D S S S G 1 SCD1U50V3ZY-GP DY SCD22U16V3KX-2-GP R475 10KR2F-2-GP LX2 23 8717_BST11 R470 0R0603-PAD 8717_DH1 22 DL1 C624 C630 2 U19 8717_DL2 16 FDS8896-NL-GP C626 -1 17 BST1 19 R453 2 Rs2 VDD DH2 C620 SC100P50V2JN-3GP 22R2J-2-GP 390R2F-2GP 15 SC1U10V3KX-3GP C289 SE330U2D5VDM-LGP SB BST2 U21 AO4406-1-GP S S S G 8717_LX2 Cs2 C631 DY SC470P50V2KX Rb GAP-CLOSE-PWR G56 2 R472 DY 13 DY R468 C640 C623 SC1U10V3KX-3GP D D D D C688 715R2F-GP GAP-CLOSE-PWR G57 Ra SE330U2D5VDM-LGP DY SB SC470P50V2KX GAP-CLOSE-PWR G58 SCD1U50V3ZY-GP TC15 GAP-CLOSE-PWR G61 GAP-CLOSE-PWR G59 C587 U59 5V_S5 R482 20R3J-4-GP 8717_BST2 8717_DH2 14 COIL-1UH-34-GP 1 GAP-CLOSE-PWR G60 U18 FDS8880-NL-GP L18 G62 SB 8717_VCC C627 SCD1U50V3KX-GP 18 Rs2 = L / DCR / Cs2 SC10U25V6KX-1GP 1D05V_PWM 1D05V_S0 SB S S S G Vcal.=1.0511V DY C288 D38 BAW56W-7-F-GP -1 R471 DCBATOUT D D D D SB CYNTEC 1uH Idc=11A,Isat=22A DCR=9mOhm C292 DY 1D05V Iomax=12A OCP>19A SC10U25V6KX-1GP C621 0R0603-PAD DCBATOUT Id=9.2A Qg=9~12nC, Rdson=17.4~22mohm 8717_BST1_1 8717_BST2_1 Id=13A Qg=10~14nC, Rdson=9.4~12mohm FSET GND f = 200KHz REF f = 300KHz VCC f = 500KHz SCD22U16V3KX-2-GP 8717_VCC SB 8717_VCC DY 8717_SKIP2 R500 -1 1 8717_SKIP1 -1 R504 0R3-0-U-GP 0R3-0-U-GP DY G16 R502 0R3-0-U-GP UMA GAP-CLOSE-PWR DY R481 0R0603-PAD 8717_REF R501 1 R489 100KR2F-L1-GP R491 100KR2F-L1-GP 8717_ILIM2 R499 0R3-0-U-GP DY 8717_REF 1 8717_ILIM1 R488 30KR2F-GP 2 R490 220KR3F-1-GP 0R0603-PAD -1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C VILIM = 0.5V~2.0V Title Output Current = ILIM / 10 / LDCR - dI/2 MAX8717_1D8V_1D05V Size A3 Document Number A B C D Rev Columbia/Tangiz Date: Monday, February 26, 2007 Sheet E 39 -1 of 45 D D SB 1D8V_S3 1D8V_LDO G49 SB GAP-CLOSE-PWR G51 1D5V_S0 Iomax=5A OCP>6A 1D8V_LDO GAP-CLOSE-PWR G54 5V_S5 G43 C576 2 SC1U16V3ZY-GP GAP-CLOSE-PWR G46 1 Iomax=3.5A GAP-CLOSE-PWR G53 C563 C562 SC10U10V5ZY-1GP SC10U10V5ZY-1GP GAP-CLOSE-PWR G47 2 R436 26K7R3F-GP GND SO-8-P APL5912-KAC-GP 74.05912.A71 5912_FB C564 C683 GAP-CLOSE-PWR TC13 ST100U4VBM-U 1D5V_S0 C DY SANYO 100uF, 4V, B2 Size Iripple=1.1A, ESR=70mohm R442 30K1R3F-GP C575 SC10U10V5ZY-1GP SC10U10V5ZY-1GP FB GAP-CLOSE-PWR G52 SC33P50V2JN-3GP VOUT VOUT EN PM_SLP_S3# VIN VIN POK 5912_EN_U74 17,20,28,29,32,35,38,39,41 PM_SLP_S3#1 R444 0R0402-PAD 1D5V_LDO 28,37,38,39,41 CPUCORE_ON C GAP-CLOSE-PWR G50 Vo(cal.)=1.5096V U50 5912_POK_U74 VCNTL -1 R443 0R0402-PAD GAP-CLOSE-PWR G55 GAP-CLOSE-PWR GAP-CLOSE-PWR G44 2 Vo=0.8*(1+(R1/R2)) B B UMA A A Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size APW5912_1D5V Document Number Rev Columbia/Tangiz Date: Monday, February 26, 2007 Sheet 40 of -1 45 0D9V_S3 Iomax=1.2A 2D5V Iomax=130mA 5V_S5 3D3V_S0 1D8V_S3 2D5V_S0 C452 SC10U10V5ZY-1GP DY VIN VOUT GND SHDN# BP D 5312_BP DY 2 C149 APL531230BI-GP 1 DY 2 11 TPS51100DGQ-1-GP C470 SCD1U16V2ZY-2GP DDR_VREF_S3 C449 SC2D2U6D3V3MX-1-GP C450 SCD01U25V2KX-3GP DY PM_SLP_S3#1 R341 2APL531230_SHDN# 0R2J-2-GP GAP-CLOSE-PWR G34 PM_SLP_S3# GAP-CLOSE-PWR G35 2 17,20,28,29,32,35,38,39,40 VIN VDDQSNS S5 VLDOIN GND VTT S3 PGND VTTREF VTTSNS DDR_VREF_S0 G36 GND R355 0R0402-PAD R354 0R0402-PAD 17,29,32,39 PM_SLP_S4# SB DDR_VREF_PWR U47 10 51100_S5 51100_S3 DY Reserve 2D5V for NV G7X series -1 OCP=3A GAP-CLOSE-PWR G33 C451 SC10U10V5ZY-1GP GAP-CLOSE-PWR C459 SCD1U16V2ZY-2GP DY 2 DY C469 SC10U10V5ZY-1GP C462 SC10U10V5ZY-1GP C471 SC1U16V3ZY-GP SCD1U16V2ZY-2GP D U46 C C 1D25V_S0 Iomax=2.0A B 5V_S5 SB B 1D5V_S0 G37 C549 R421 1K13R2F-1-GP GND APL5915-KAI-TRL-GP DY 5913_FB SO-8-P 1D25V_S0 GAP-CLOSE-PWR C685 UMA DY TC12 ST100U4VBM-U Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 2006/09/05 Modified SANYO 100uF, 4V, B2 Size Iripple=1.1A, ESR=70mohm Title 1D25V/2D5V//1D05V/0D9V Size B R415 2KR3F-L-GP C684 OCP=4A FB GAP-CLOSE-PWR G42 2 VOUT VOUT SC10U10V5ZY-1GP C547 SCD1U16V2ZY-2GP GAP-CLOSE-PWR G41 1D25V_LDO SC10U10V5ZY-1GP A GAP-CLOSE-PWR G40 2 EN VIN VIN SCD01U16V2KX-3GP POK GAP-CLOSE-PWR G38 C556 SC10U10V5ZY-1GP Vo(cal.)=1.252V PM_SLP_S3#1 R416 25915_EN_U74 0R0402-PAD C557 SC10U10V5ZY-1GP DY VCNTL R422 25915_POK_U74 0R0402-PAD 2 SC1U16V3ZY-GP C553 U49 -1 28,37,38,39,40 CPUCORE_ON 1 Vo=0.8*(1+(R1/R2)) Document Number Rev Date: Monday, February 26, 2007 -1 Columbia/Tangiz Sheet 41 of 45 A D22 AO4433-GP D02R3721F-GP-U P2003EVG-GP C371 SC1U50V5ZY-1-GP 2nd:A04433(84.04433.A37) G31 GAP-CLOSE GAP-CLOSE DY G32 EC89 -1 2 10 ISL6255_VREF 27 ACPRN ICM ISL6255_ICM 28 DCPRN VCOMP GND 3S Float 2S 09/04/06 1 C230 SC10U35V0ZY-GP 2 1 K 4.10V/cell L H 4.20V/cell H L 4.35V/cell L L G G CHG_BCTL1 32 S CHG_BCTL0 32,34 Q31 DY R534 100KR2J-1-GP DY D 2N7002-11-GP 32 R533 100KR2J-1-GP DY Q8 S ISL6255_ 4D1V/#4D35V 3D3V_AUX_S5 2N7002-11-GP D 2 2 DY R597 130KR2F-GP 85W/19V 4.47A AC adapter When AC adapter Currnet =4.47A R sensor=20m Ohm the ICM Voltage =19.22x4.47x0.02=1.78 D DY 100KR2J-1-GP Q33 12/04/06 G S 1 DY R216 DY DY R596 11KR2F-L-GP 5V_AUX_S5 2N7002-11-GP DY 2 R562 11K8R3F-GP 24K3R3F-GP R206 C686 SCD1U10V2KX-4GP 1 1 2 11/20/06 AD_IA ISL6255_ 4D2V/#4D35V ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense) Adaptor is 90W/19V : I_LIMIT = 4.02A ( 85% ) DY 3D3V_AUX_S5 Wistron Corporation ADT_DIFF 32 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C ADT_DIFF G 2N7002-11-GP D CHG_3S_4S# S 32 10/31 SB -1 2 Q10 4S 100R2F-L1-GP-U 2N7002-11-GP D S DY 100KR2J-1-GP VDD 2 1 Operate Mode R222 DY 32 ISL6255_CELLS R531 R559 300KR2F-GP R217 C264 100KR2J-1-GP CHG_I_PWM SC10U6D3V5KX-2GP DY 100KR2J-1-GP C270 SC100P50V2JN-3GP R214 150KR2J-GP R205 10KR2J-3-GP SCD01U16V2KX-3GP C271 R200 C263 3D3V_AUX_S5 SC6800P25V2KX-1GP ISL6255_VDD R204 G CHG_ON# Cell voltage ICOMP CELLS EN DCSET ACSET VDD DCIN 2 69K8R2F-GP ISL6255_EN Q9 ISL6255_VREF R560 32K4R3F-GP R561 36K5R2F-GP R215 CELLS DY 11/20/06 ISL6255_VDD 100KR2J-1-GP 32 DY ISL6255_VCOMP R201 R212 147KR2F-GP Near ISL6255 Pin C234 SC1000P100V3KX-GP -1 D42 DFLT18A-GP A VREF C251 SC2700P50V3KX-1GP SC10U25V0KX-3GP CSON U13 C261 26 ISL6255_ACLIM ISL6255_CHLIM C260 11 C588 SC10U25V0KX-3GP CHLIM SC CSOP D02R3721F-GP-U Layout Trace 250mil 12 25 BT+ 13 ACLIM R435 DY Iomax=9.6A Qg=18~nC, Rdson=13.5~16.5mohm FDS8884-GP VADJ CSIN CHG_PWR-3 IND-10UH-110-GP R165 2R3J-2-GP CSIP 24 ISL6255_LGATE SC1U16V3ZY-GP ISL6255_VADJ 23 C262 100KR2J-1-GP 2 14 G48 GAP-CLOSE GND C214 SC10U35V0ZY-GP PGND LGATE VDDP BOOT UGATE PHASE BGATE SGATE 2ISL6255_VDD 2R3J-2-GP C249 ISL6255_VDDP R203 15K4R3-GP C231 SCD1U50V3ZY-GP 1 15 17 16 18 20 19 R175 ISL6255HAZ-T-GP 21 S L14 U15 ISL6255_ACSET G45 GAP-CLOSE CHG_PWR-2 22 SC1U16V3ZY-GP ACSET Threshold 1.27V typ ACSET > 1.29V Max > AC DETECT FDS8884-GP BAT54-7-F-GP 2 ISL6255_SGATE D10 DY SCD1U50V3ZY-GP 2R3J-2-GP S S S G R190 200KR3F-GP U11 DY 2ISL6255_BOOT_1 ISL6255_DCIN ISL6255_VDD R178 ISL6255_UGATE DY 10KR2F-2-GP R164 C243 SCD1U50V3ZY-GP D D D D SC10U10V5ZY-1GP AD+ C252 C258 DCBATOUT Iomax=9.6A Qg=18~nC, Rdson=13.5~16.5mohm S S S G AC_IN# ISL6255_ACPRN# SCD047U50V3KX-GP 32 AC_IN# R181 0R0402-PAD SCD1U50V3ZY-GP -1 -1 ISL6255_CSIP SCD1U50V3ZY-GP C248 ISL6255_BGATE 2 -1 R595 2R3J-2-GP R174 20R2F-GP ISL6255_CSOP ISL6255_CSIN D C250 Q7 R179 100KR2J-1-GP EC22 ID = 10A @ VGS = 10V 2nd:A044073(84.04407.A37) DY D D D D SB BSS84-7-F-GP 84.00084.F31 BT+ ISL6255_CSIN_1 R177 20R2F-GP G ISL6255_CSOP_1 R594 20R2F-GP ISL6255_VDD D D D D U52 For EMI ISL6255_CSON 5V_AUX_S5 S S S G SCD1U50V3ZY-GP 1 Layout Trace 300mil SC AD+_TO_SYS SCD1U50V3ZY-GP DCBATOUT R305 2 Layout Trace200mil SCD1U50V3ZY-GP D D D D EC58 U41 S S S G AD+ DY SSM34PT 2 DY Layout Trace 200mil L 90W Title H 65W Size A3 CHARGER ISL6225 Document Number Rev -1 Columbia/Tangiz Date: Monday, February 26, 2007 Sheet 42 of 45 A B C D E Adaptor in to generate DCBATOUT AD+ ACES-CON5-7-GP-U 4 K D21 P4SSMJ24PT-GP 200KR2F-L-GP C365 SCD1U50V3ZY-GP E 2nd:A04433(84.04433.A37) C R298 100KR2F-L1-GP C R1 R2 ID = -10A/70deg Rds(ON) = 24mohm SO-8 B Layout Trace 200mil C352 Q1 AD_OFF D D D D P2003EVG-GP PDTA124EU-1-GP Q2 SB U40 S S S G B AD+_2 SCD47U50V5ZY A EC59 SCD1U50V3ZY-GP 2 R296 R1 20.F1002.005 DY R2 DC1 C364 SCD1U50V3ZY-GP 1 32 Layout Trace 200mil AD+_JK E PDTC124EU-1-GP R1 1KR2J-1-GP 3 3D3V_AUX_S5 BATTERY CONNECTOR 2 D12 BAV99-5-GP D15 BAV99-5-GP DY DY DY BTIPIN ID BT+ EC27 EC26 DY EC25 GND BAT1 DY 1 1 2 DY SC1000P50V3JN-GP EC88 SC10P50V2JN-4GP EC23 SCD1U50V3ZY-GP TS SC10P50V2JN-4GP DY SC1000P50V3JN-GP SCD1U50V3ZY-GP EC86 SC SC Layout Trace 320mil -1 BT+ FOX-CON7-9-GP-U GND GND BATA_SCL_1 BATA_SCL_1 BATA_SDA_1 227R3F-GP 27R3F-GP R229 R223 BAT_SCL BAT_SDA BAT_IN# 32 32 32 SB 3 D14 BAV99-5-GP R225 470KR2F-GP 1 3D3V_AUX_S5 20.80877.007 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title AD/BATT CONN Size A3 Document Number Rev A B C D -1 Columbia/Tangiz Date: Monday, February 26, 2007 Sheet E 43 of 45 28 TMDS_A_TX1- -1 TMDS_A_TX2- 28 DVI1 1SCD1U10V2KX-4GP DY SC1U16V3ZY-GP 5V_S0_DVI G72 28 TMDS_A_TXC+ EMI REQUEST TMDS_SCL TMDS_SDA NP2 DY EC66 5V_S0 DY R346 0R2J-2-GP TMDS_SCL D27 BAV99-5-GP NV_DVI_CLK 28 DY Q18 SC220P50V2JN-3GP FOX-CONN24-3R-1GP G72 20.10172.024 DY EC68 SC220P50V2JN-3GP 26 TMDS_A_TXC- SB -1 28 D RN45 G72 C500 TMDS_A_TX2+ 28 EC76 2 TMDS_A_TX0+ 28 3D3V_S0 NP1 SRN4K7J-10-GP D 5V_S0_DVI -1 -1 25 17 10 18 11 19 12 20 13 21 14 22 15 23 16 24 TMDS_A_TX1+ TMDS_A_TX0- 28 28 DVI_A_HPD DVI_A_HPD 28 C TMDS_SDA NV_DVI_DAT 28 C 2N7002DW-1-GP R345 0R2J-2-GP 3D3V_S0 DY 5V_S0 G72 D40 A K 5V_S0_DVI RB521S-30-2-GP SC B B A A Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title DVI CONNECTOR Size A3 Document Number Date: Monday, February 26, 2007 Rev Columbia/Tangiz Sheet 44 -1 of 45 5V_S0 DY DY EC29 EC28 EC14 DY 1 EC11 DY 1 EC71 2 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 10 DY DY SCD1U16V2ZY-2GP EC84 SCD1U16V2ZY-2GP DY SCD1U16V2ZY-2GP EC77 DY SCD1U16V2ZY-2GP EC92 DY SCD1U16V2ZY-2GP EC79 1D8V_S3 SCD1U16V2ZY-2GP DY SCD1U16V2ZY-2GP EC35 DY SCD1U16V2ZY-2GP 3D3V_S0 EC46 DY 1D25V_S0 SCD1U16V2ZY-2GP EC45 DY SCD1U16V2ZY-2GP EC98 DY SCD1U16V2ZY-2GP EC8 DY SCD1U16V2ZY-2GP EC74 DY SCD1U16V2ZY-2GP EC13 DY SCD1U16V2ZY-2GP EC40 SCD1U16V2ZY-2GP DY SCD1U16V2ZY-2GP EC94 DY 3D3V_S5 SCD1U16V2ZY-2GP EC48 DY SCD1U16V2ZY-2GP EC47 DY SCD1U16V2ZY-2GP U44C TSAHCT125PW-GP EC37 DY SCD1U16V2ZY-2GP EC93 DY SCD1U16V2ZY-2GP D SCD1U16V2ZY-2GP EC78 5V_S5 SCD1U16V2ZY-2GP 14 5V_S0 D DCBATOUT EC36 EC38 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 EC42 SCD1U16V2ZY-2GP EC30 SCD1U16V2ZY-2GP EC41 SCD1U16V2ZY-2GP EC4 SCD1U16V2ZY-2GP EC10 SCD1U16V2ZY-2GP EC64 SCD1U16V2ZY-2GP EC62 SCD1U16V2ZY-2GP EC55 SCD1U16V2ZY-2GP EC1 SCD1U16V2ZY-2GP DY SCD1U16V2ZY-2GP EC31 DY SCD1U16V2ZY-2GP EC34 DY SCD1U16V2ZY-2GP EC95 DY SCD1U16V2ZY-2GP EC33 DY SCD1U16V2ZY-2GP EC32 DY SCD1U16V2ZY-2GP EC39 DY SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP EC24 DY SCD1U16V2ZY-2GP EC17 DY SCD1U16V2ZY-2GP EC12 DY SCD1U16V2ZY-2GP EC75 DY SCD1U16V2ZY-2GP EC63 DY SCD1U16V2ZY-2GP EC44 DY SCD1U16V2ZY-2GP EC43 DY SCD1U16V2ZY-2GP EC65 DY SCD1U16V2ZY-2GP EC7 SCD1U16V2ZY-2GP SC -1 1D5V_SATA_S0 -1 GND3 SPRING-29-GP GND5 SPRING-28 -1 GND6 SPRING-28 GND8 SPRING-7 34.39S07.001 GND9 SPRING-7 GND10 SPRING-31-GP B 1 1 1 34.39S07.001 GND7 SPRING-31-GP GND4 SPRING-23-GP B -1 1 1 EC171 GND2 SPRING-23-GP 2 2 1 1 2 2 1 2 1 2 2 GND1 SPRING-23-GP EC170 SCD1U16V2ZY-2GP -1 EC169 SCD1U16V2ZY-2GP EC168 SCD1U16V2ZY-2GP EC167 DY SCD1U16V2ZY-2GP EC80 DY SCD1U16V2ZY-2GP EC85 DY SCD1U16V2ZY-2GP SB EC83 C SCD1U16V2ZY-2GP EC166 SCD1U16V2ZY-2GP EC165 SCD1U16V2ZY-2GP EC164 SCD1U16V2ZY-2GP EC163 SCD1U16V2ZY-2GP EC162 SCD1U16V2ZY-2GP EC161 SCD1U16V2ZY-2GP EC160 SCD1U16V2ZY-2GP EC67 SCD1U16V2ZY-2GP EC82 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP EC81 1D5V_S0 1D05V_S0 C DY 34.42T14.001 34.39S07.001 34.41T19.001 34.41T19.001 34.49U24.001 34.49U24.001 34.49U26.001 34.49U26.001 Spring 34.42Y01.011 34.4G805.001 34.42Y01.011 34.42Y01.011 H9 HOLE H24 HOLE H8 HOLE 34.42Y01.011 H5 HOLE 34.4G805.001 G72 G72 H4 HOLE 34.42Y01.011 34.42Y01.011 H6 HOLE H12 HOLE 34.42Y01.011 H17 HOLE 34.4g502.001 34.4g502.001 H16 HOLE H26 HOLE H25 HOLE 1 H7 HOLE H3 HOLE Fan MINI CARD 34.42Y01.011 34.42Y01.011 bom1 A H15 HOLE H2 HOLE H1 HOLE H20 HOLE H13 HOLE H10 HOLE H19 HOLE H11 HOLE H18 HOLE H21 HOLE H22 HOLE A H23 HOLE Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 1 1 1 1 1 1 Title Size Date: EMI/Spring/Boss Document Number Columbia/Tangiz Monday, February 26, 2007 Sheet 45 of Rev -1 45

Ngày đăng: 22/04/2021, 16:03

TỪ KHÓA LIÊN QUAN

w