1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

ACER 7110 9410 9420 MYALL2

57 14 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 57
Dung lượng 1,24 MB

Nội dung

A B C D E MYALL2 Block Diagram CLK GEN IDT CV125 TV Out Yonah 478 Celeron M G792 19 14 CPU DC/DC ISL6262 37 ~ 38 LCD 13 DDR II SO-DIMM DDR II SO-DIMM 14 CRT 4~5 FSB 400/533/667 MHz 11 ~ 12 INPUTS Calistoga 945PM / 940GML RAM BUS 533/667 MHz Nvidia G72M-V PEG 49 ~ 50 ~ 10 PCI BUS Codec ALC883 29 24 ~ 25 28 29 29 30 PCIE x 21 LAN TXFM 1D5V_S5 1D8V_S3 3D3V_S5 3D3V_S0 30 30 MINI CARD 23 5V_S5 5V_S5 5V_S5 1D8V_S0 LPC BUS 26 DEBUG CONN34 SATA SIO NS87381 32 KBC KB3910 INPUTS X BUS FIR BT+ 16.8V 3A DCBATOUT USB PATA L1: Signal L2: VCC L3: Signal L4: Signal L5: GND L6: Signal 34 Touch INT KB CIR Pad 33 33 33 42 OUTPUTS 21 USB Port21 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C l.c MINI USB BlueTooth 20 CDROM CAMERA tm 20 Title 13 BLOCK DIAGRAM Size Document Number Date: Tuesday, April 11, 2006 B C D Sheet E Rev xa MYALL2 A ho HDD f@ 24 ~ 25 in SATA om Wistron Corporation he BIOS 32 3D3V_S5 1D8V_S3 0D9V 1D2V_S0 CHARGER ISL6255 31 15 ~ 18 PCB Layer Stackup 1D05V_S0 1D5V_S0 1D5V_S5 2D5V_S0 APW7057-KC TPS51100DGQ APL5331-KAC 41 INPUTS OUTPUTS 22 ~ 23 PCIE x 3D3V_S5 5V_S5 APL5331-KAC APL5912-KAC APL5308-25AC 40 INPUTS OUTPUTS RJ45 23 OUTPUTS DCBATOUT 26 WIRELESS RTL8111B INPUTS Card Reader26 Mini-PCI ICH7-M 35 MAX8744 PCMCIA SLOT 27 TV & Video-In MODEM MDC Card 1394 Intel 82801 GBM OP AMP G1421B d Line Out e INT.SPKR TI PCI7412 HDA SYSTEM DC/DC PWR SW CP2211 25 DMI 100 MHz OUTPUTS VCC_CORE DCBATOUT 0.844~1.3V 27A VRAMx4 46 ~ 48 , 51 ~ 55 11 ~ 12 a Line In b Mic In c INT Mic PCB 91.4G901.001 06203-MP Intel Mobile CPU Project Code MP of 57 A B ICH7M Integrated Pull-up and Pull-down Resistors ICH7-M EDS 17837 C 1.5V1 EE_DIN, EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, D 954305D 27Mhz/LCDCLK Spread and Frequency Selection Table SS3 Byte9 bit SS2 bit6 SS1 bit5 SS0 bit4 0 -0.50 Down page Spread Amount% E Calistoga Strapping Signals and EDS 17050 0.71 Configuration page Pin Name Strap Description CFG[2:0] FSB Frequency Select ICH7 internal 20K pull-ups LAD[3:0]#/FHW[3:0]#, LAN_RXD[2:0] 0 -1.00 Down LDRQ[0], LDRQ[1]/GPIO[41], 0 -1.50 Down CFG[4:3] Reserved PWRBTN#, TP[3] 0 1 -2.00 Down CFG5 DMI x2 Select DD[7], DDREQ Configuration 001 = FSB533 011 = FSB667 others = Reserved 0 -0.75 Down CFG6 1 -1.25 Down CFG7 1 -1.75 Down 1 -2.25 Down 0 +-0.25 Center 0 +-0.5 Center = DMI x2 = DMI x4 (Default) Reserved ICH7 internal 11.5K pull-downs = Reserved =Mobile CPU(Default) CPU Strap ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ICH7 internal 20K pull-downs Reserved ACZ_SDOUT, ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR, CFG8 CFG9 USB[7:0][P,N] ICH7 internal 15K pull-downs SATALED# ICH7 internal 15K pull-up 1 +-0.75 Center 1 +-1.0 Center CFG[11:10] LAN_CLK +-0.25 Center 1 +-0.5 Center 1 +-0.75 Center 1 +-1.0 Center 1 1 PCI Routing DD[15:0], DIOW#, DIOR#, DREQ, approximately 33 ohm DCS3#, IDEIRQ ICH7M Functional Strap Definitions Signal ACZ_SDOUT Reserved CFG[13:12] CFG[15:14] Reserved CFG16 FSB Dynamic ODT = Dynamic ODT Disabled = Dynamic ODT Enabled (Default) CFG17 Global R-comp Disable (All R-comps) = All R-comp Disable = Normal Operation (Default) CFG18 VCC Select = 1.05V (Default) = 1.5V CFG19 DMI Lane Reversal = Normal operation (Default):lane Numbered in order =Reverse Lane,4->0,3->1 ect Usage/When Sampled XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK page 16 page 16 Reserved 7412 22 MiniPCI 21 INT -> PIRQ A->G, B->B, C->F, D->G A/C -> E B/D -> E REQ/GNT CFG20 SDVO/PCIE Concurrent SDVOCRTL _DATA SDVO Present Comment Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h) ACZ_SYNC PCIE bit0, Rising Edge of PWROK Sets bit0 of RPC.PC(Config Registers:Offset 224h) EE_CS Reserved This signal should not be pull high This signal should not be pull low = Only SDVO or PCIE x1 is operational (Default) =SDVO and PCIE x1 are operating simultaneously via the PEG port = No SDVO Card present (Default) 1= SDVO Card present NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal EE_DOUT Reserved GNT2# Reserved This signal should not be pull low GNT3# Top-Block Swap Override Rising Edge of PWROK Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space) Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down GNT5#/ GPIO17#, GNT4#/ GPIO48 Boot BIOS Destination Selection Rising Edge of PWROK Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10) GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC DPRSLPVR Reserved This signal should not be pull high GPIO25 Reserved Rising Edge of RSMRST# This signal should not be pull low INTVRMEN Integrated VccSus1_05 VRM Enable/Disable Always sampled Enables integrated VccSus1_05 VRM when sampled high LINKALERT# Reserved Requires an external pull-up resistor REQ[4:1]# XOR Chain Selection Rising Edge of PWROK TBD, Chapter SATALED# Reserved This signal should not be pull low SPKR No Reboot Rising Edge of PWROK If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature) The status is readable via the NO REBOOT bit Title XOR Chain Entrance Rising Edge of PWROK This signal should not be pull low unless using XOR Chain testing Size TP3 00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default) IORDY, DA[2:0], DCS1#, IDSEL = Reverse Lanes,15->0,14->1 ect 1= Normal operation(Default):Lane Numbered in order XOR/ALL Z test straps ICH7 internal 100K pull-down ICH7M IDE Integrated Series Termination Resistors DDACK#, PCI Express Graphics Lane Reversal Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Reference Document Number Date: Friday, March 24, 2006 Rev MYALL2 Sheet MP of 57 A B C D E 3D3V_S0 SCD1U16V2ZY-2GP C625 SCD1U16V2ZY-2GP 1 SCD1U16V2ZY-2GP C637 SCD1U16V2ZY-2GP C653 1 SCD1U16V2ZY-2GP C654 SCD1U16V2ZY-2GP C655 C636 SC4D7U10V5ZY-3GP C633 R437 0R0603-PAD 3D3V_CLKGEN_S0 C626 SC1U6D3V2ZY-GP 3D3V_48MPWR_S0 C652 SC1U6D3V2ZY-GP SCD1U16V2ZY-2GP 3D3V_S0 C647 R204 0R0603-PAD 2 R448 0R0603-PAD 3D3V_CLKPLL_S0 2 3D3V_S0 C632 SCD1U16V2ZY-2GP 4 3D3V_S0 R426 10KR2J-3-GP DREFSSCLK_1 DREFSSCLK#_1 RN67 SRN33J-5-GP-U DREFSSCLK DREFSSCLK# CLK_MCH_3GPLL_1 CLK_MCH_3GPLL_1# RN68 SRN33J-5-GP-U CLK_MCH_3GPLL CLK_MCH_3GPLL# SS_SEL U41 55 PCI_STOP# 46 47 SCL SDA 14 15 DOT96 DOT96# R4522 R4532 R4502 22R2J-2-GP 22R2J-2-GP 475R2F-L1-GP CLK_EN# 3D3V_S0 GEN_XTAL_OUT GEN_REF GEN_IREF 50 49 52 39 10 R435 10KR2J-3-GP XTAL_IN XTAL_OUT REF IREF VTT_PWRGD#/PD DREFCLK# DREFCLK RN62 SRN49D9F-GP CLK_MCH_3GPLL_1 CLK_MCH_3GPLL_1# CLK_PCIE_ICH_1 CLK_PCIE_ICH_1# CLK_PCIE_LAN_1 CLK_PCIE_LAN_1# CLK_PCIE_SATA_1 CLK_PCIE_SATA_1# CLK_PCIE_LAN_1 CLK_PCIE_LAN_1# CPU2_ITP/SRC7 CPU2_ITP#/SRC7# 36 35 CLK_PCIE_PEG_1 CLK_PCIE_PEG_1# CPU0 CPU0# CPU1 CPU1# 44 43 41 40 CLK_CPU_BCLK_1 CLK_CPU_BCLK_1# CLK_MCH_BCLK_1 CLK_MCH_BCLK_1# CPU_STOP# FSC/TEST_SEL FSB/TEST_MODE USB48/FSA 54 53 16 12 CPU_SEL2 CPU_SEL1 CLK48 34 21 VDD_SRC VDD_SRC 51 45 38 13 29 VSS_REF VSS_CPU VSSA VSS48 VSS_SRC VDD_PCI VDD_PCI VDD_REF VDD_CPU VDDA VDD48 VDD_SRC 48 42 37 11 28 CLK_PCIE_MINI_12 CLK_PCIE_MINI_12# 3D3V_CLKGEN_S0 RN71 SRN33J-5-GP-U CLK_PCIE_LAN 22 CLK_PCIE_LAN# 22 CLK_PCIE_SATA_1 CLK_PCIE_SATA_1# RN69 SRN33J-5-GP-U CLK_PCIE_SATA 15 CLK_PCIE_SATA# 15 CLK_PCIE_MINI_12 CLK_PCIE_MINI_12# RN78 SRN33J-5-GP-U CLK_PCIE_MINI2 26 CLK_PCIE_MINI2# 26 CLK_PCIE_PEG_1 CLK_PCIE_PEG_1# RN77 G72 SRN33J-5-GP-U CLK_PCIE_PEG 46 CLK_PCIE_PEG# 46 CLK_CPU_BCLK_1 CLK_CPU_BCLK_1# RN75 SRN33J-5-GP-U CLK_CPU_BCLK CLK_CPU_BCLK# CLK_MCH_BCLK_1 CLK_MCH_BCLK_1# RN76 SRN33J-5-GP-U CLK_MCH_BCLK CLK_MCH_BCLK# R436 22R2J-2-GP R428 22R2J-2-GP R429 2K2R2J-2-GP 1 SC10P50V2JN-4GP DY EC46 SC10P50V2JN-4GP DY PCLK_PCM EC51 SC10P50V2JN-4GP DY PCLK_KBC EC53 SC10P50V2JN-4GP DY CLK_ICHPCI EC45 SC10P50V2JN-4GP DY CLK48_ICH EC47 SC10P50V2JN-4GP DY EMI RN64 SRN49D9F-GP FSB 266M 133M 200M 166M 333M 100M 400M Reserved X 533M X 667M X X X X 1D05V_S0 R573 DY 1K74R2F-GP CLK_PCIE_LAN CLK_PCIE_LAN# RN72 SRN49D9F-GP CLK_PCIE_SATA CLK_PCIE_SATA# CLK_PCIE_ICH CLK_PCIE_ICH# RN74 SRN49D9F-GP CLK_PCIE_MINI2 CLK_PCIE_MINI2# CPU_SEL1 CLK_MCH_3GPLL CLK_MCH_3GPLL# CPU 1 1 71.00125.A0W R574 DY 1K74R2F-GP R576 DY 1K74R2F-GP CLK_PCIE_PEG CLK_PCIE_PEG# RN81 G72 SRN49D9F-GP RN80 SRN49D9F-GP FSA 0 1 0 1 RN65 SRN49D9F-GP R575 DY 1K74R2F-GP CPU_SEL2 R577 DY 1K74R2F-GP R578 DY 1K74R2F-GP om EC55 PCLK_MINI FSB 0 0 1 1 l.c CLK_ICH14 CLK_MCH_BCLK CLK_MCH_BCLK# FSC DY 25 Wistron Corporation tm SC10P50V2JN-4GP When use UMA RN9 DUMMY 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C ho EC50 f@ PCLK_SIO RN79 SRN49D9F-GP CPU_SEL0 3D3V_CLKPLL_S0 3D3V_48MPWR_S0 CPU_SEL0 CLK_CPU_BCLK CLK_CPU_BCLK# PM_STPCPU# 16 CPU_SEL2 4,7 CPU_SEL1 4,7 CLK48_ICH 16 CLK48_CARDBUS CPU_SEL0 4,7 RN63 SRN49D9F-GP 19 20 22 23 24 25 26 27 31 30 33 32 VSS_PCI VSS_PCI IDTCV125PAG-GP SRC1 SRC1# SRC2 SRC2# SRC3 SRC3# SRC4 SRC4# SRC5 SRC5# SRC6 SRC6# DREFSSCLK# DREFSSCLK CLK_PCIE_ICH 16 CLK_PCIE_ICH# 16 RN82 SRN49D9F-GP in 37 0R0603-PAD DREFCLK_1 DREFCLK#_1 PCIF1/SEL100/96# PCIF0/ITP_EN LVDS LVDS# RN73 SRN33J-5-GP-U R444 2 C640 SC27P50V2JN-2-GP RN66 SRN33J-5-GP-U DREFCLK DREFCLK# GEN_XTAL_IN GEN_XTAL_OUT_R X4 X-14D31818M-31GP 32 CLK14_SIO 82.30005.831 16 CLK_ICH14 H/L : CPU_ITP/SRC7 11,18 SMBC_ICH 11,18 SMBD_ICH 7 C648 SC27P50V2JN-2-GP SS_SEL ITP_EN PCI0 PCI1 PCI2 PCI3 PCLK_FWH & PCLK_PCM need equal length PCLKCLK2 PCLKCLK3 CLK_PCIE_ICH_1 CLK_PCIE_ICH_1# 16 PM_STPPCI# 22R2J-2-GP 33R2J-2-GP 22R2J-2-GP 33R2J-2-GP 33R2J-2-GP 10KR2J-3-GP DREFSSCLK_1 DREFSSCLK#_1 1 1 1 17 18 Title xa R4412 R4322 R4382 R4342 R2052 R4332 PCLK_PCM PCLK_SIO PCLK_FWH PCLK_MINI CLK_ICHPCI 56 Clock Generator ICS954305D Size he 25 32 34 30 16 PCLKCLK0 33R2J-2-GP R4512 31 PCLK_KBC R427 DY 10KR2J-3-GP 1 H/L: 100/96MHz Document Number Rev MYALL2 Date: Thursday, March 30, 2006 A B C D Sheet E MP of 57 A B C D E H_DINV#[3 0] H_DINV#[3 0] H_DSTBN#[3 0] TP24 TPAD30 U34A D5 C6 B4 A3 STPCLK# LINT0 LINT1 SMI# AA1 AA4 AB2 AA3 M4 N5 T2 V3 B2 C3 RSVD[01] RSVD[02] RSVD[03] RSVD[04] RSVD[05] RSVD[06] RSVD[07] RSVD[08] RSVD[09] RSVD[10] TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TP34 TP31 TP33 TP32 TP26 TP25 TP28 TP29 TPAD30 TP16 TPAD30 TP13 B25 HIT# HITM# G6 E4 BPM[0]# BPM[1]# BPM[2]# BPM[3]# PRDY# PREQ# TCK TDI TDO TMS TRST# DBR# AD4 AD3 AD1 AC4 AC2 AC1 AC5 AA6 AB3 AB5 AB6 C20 PROCHOT# THERMDA THERMDC D21 A24 A25 THERMTRIP# RSVD[11] H_RS#0 H_RS#1 H_RS#2 U34B H_TRDY# H_HIT# H_HITM# XDP_BPM#0 XDP_BPM#1 XDP_BPM#2 XDP_BPM#3 XDP_BPM#4 XDP_BPM#5 XDP_TCK XDP_TDI XDP_TDO XDP_TMS XDP_TRST# XDP_DBRESET# TP48 TP49 TP43 TP42 TP40 TP41 TP47 TP35 TP39 TP38 TP46 TP10 H_THERMDA 6 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 TPAD30 H_THERMDC C160 SC2200P50V2KX-2GP 1D05V_S0 H_DSTBN#0 H_DSTBP#0 H_DINV#0 R88 56R2J-4-GP CPU_PROCHOT# 37 H_THERMDA 19 H_THERMDC 19 C7 PM_THRMTRIP-A# BCLK[0] BCLK[1] A22 A21 R96 0R0402-PAD PM_THRMTRIP-I# 19 CLK_CPU_BCLK CLK_CPU_BCLK# RSVD[12] T22 TP27 TPAD30 RSVD[13] RSVD[14] RSVD[15] RSVD[16] RSVD[17] RSVD[18] RSVD[19] RSVD[20] D2 F6 D3 C1 AF1 D22 C23 C24 TP17 TPAD30 TP22 TPAD30 TP50 TP21 TP20 TP19 TPAD30 TPAD30 TPAD30 TPAD30 R188 1KR2F-3-GP 6 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_DSTBN#1 H_DSTBP#1 H_DINV#1 CPU_GTLREF0 R189 2KR2F-3-GP BGA479-SKT6-GPU1 62.10079.001 PM_THRMTRIP# should connect to ICH7 and Calistoga without T-ing ( No stub) 1D05V_S0 Layout Note: 0.5" max length H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 2nd source: 62.10053.401 C258 3,7 3,7 3,7 D[0]# D[1]# D[2]# D[3]# D[4]# D[5]# D[6]# D[7]# D[8]# D[9]# D[10]# D[11]# D[12]# D[13]# D[14]# D[15]# DSTBN[0]# DSTBP[0]# DINV[0]# N22 K25 P26 R23 L25 L22 L23 M23 P25 P22 P23 T24 R24 L26 T25 N24 M24 N25 M26 D[16]# D[17]# D[18]# D[19]# D[20]# D[21]# D[22]# D[23]# D[24]# D[25]# D[26]# D[27]# D[28]# D[29]# D[30]# D[31]# DSTBN[1]# DSTBP[1]# DINV[1]# AD26 R381 1TEST1 1KR2J-1-GP 2TEST2 R384 51R2F-2-GP CPU_SEL0 CPU_SEL1 CPU_SEL2 E22 F24 E26 H22 F23 G25 E25 E23 K24 G24 J24 J23 H26 F26 K22 H25 H23 G22 J26 C26 GTLREF TEST2 B22 B23 C21 BSEL[0] BSEL[1] BSEL[2] AA23 AB24 V24 V26 W25 U23 U25 U22 AB25 W22 Y23 AA26 Y26 Y22 AC26 AA24 W24 Y25 V23 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 D[48]# D[49]# D[50]# D[51]# D[52]# D[53]# D[54]# D[55]# D[56]# D[57]# D[58]# D[59]# D[60]# D[61]# D[62]# D[63]# DSTBN[3]# DSTBP[3]# DINV[3]# AC22 AC23 AB22 AA21 AB21 AC25 AD20 AE22 AF23 AD24 AE21 AD21 AE25 AF25 AF22 AF26 AD23 AE24 AC20 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 COMP[0] COMP[1] COMP[2] COMP[3] R26 U26 U1 V1 DPRSTP# DPSLP# DPWR# PWRGOOD SLP# PSI# E5 B5 D24 D6 D7 AE6 MISC TEST1 D25 D[32]# D[33]# D[34]# D[35]# D[36]# D[37]# D[38]# D[39]# D[40]# D[41]# D[42]# D[43]# D[44]# D[45]# D[46]# D[47]# DSTBN[2]# DSTBP[2]# DINV[2]# DATA GRP B1 F3 F4 G3 G2 RESET# RS[0]# RS[1]# RS[2]# TRDY# H_INIT# 15 H_LOCK# H_CPURST# H_RS#[2 0] H4 H_D#[63 0] Place testpoint on H_IERR# with a GND 0.1" away H_IERR# CONTROL IERR# INIT# LOCK# H_BREQ#0 DATA GRP 15 H_STPCLK# 15 H_INTR 15 H_NMI 15 H_SMI# F1 D20 B3 SC1KP16V2KX-GP A20M# FERR# IGNNE# H_DEFER# H_DRDY# H_DBSY# 6 H_DSTBP#[3 0] R101 56R2J-4-GP A6 A5 C4 H5 F21 E1 H_D#[63 0] DATA GRP 15 H_A20M# 15 H_FERR# 15 H_IGNNE# 6 6 H_ADSTB#1 A[17]# A[18]# A[19]# A[20]# A[21]# A[22]# A[23]# A[24]# A[25]# A[26]# A[27]# A[28]# A[29]# A[30]# A[31]# ADSTB[1]# H_ADS# H_BNR# H_BPRI# Y2 U5 R3 W6 U4 Y5 U2 R4 T5 T3 W3 W5 Y4 W2 Y1 V4 BR0# REQ[0]# REQ[1]# REQ[2]# REQ[3]# REQ[4]# ADDR GROUP H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 DEFER# DRDY# DBSY# H1 E2 G5 DATA GRP H_REQ#0 K3 H_REQ#1 H2 H_REQ#2 K2 H_REQ#3 J3 H_REQ#4 L5 ADS# BNR# BPRI# XDP/ITP SIGNALS H_ADSTB#0 H_REQ#[4 0] A[3]# A[4]# A[5]# A[6]# A[7]# A[8]# A[9]# A[10]# A[11]# A[12]# A[13]# A[14]# A[15]# A[16]# ADSTB[0]# ADDR GROUP 6 H_DSTBP#[3 0] 1D05V_S0 THERM J4 L4 M3 K5 M1 N2 J1 N3 P5 P2 L1 P4 P1 R1 L2 H CLK H_A#[31 3] H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 RESERVED H_A#[31 3] H_DSTBN#[3 0] H_DSTBN#2 H_DSTBP#2 H_DINV#2 H_DSTBN#3 H_DSTBP#3 H_DINV#3 COMP0 COMP1 COMP2 COMP3 R164 R1721 R146 R1761 27D4R2F-L1-GP 54D9R2F-L1-GP 27D4R2F-L1-GP 54D9R2F-L1-GP 2 2 H_DPRSLP# 15,37 H_DPSLP# 15 H_DPWR# H_PWRGD 15,19 H_CPUSLP# 6,15 PSI# 37 BGA479-SKT6-GPU1 Layout Note: Comp0, connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, connect with Zo=55 ohm, make trace length shorter than 0.5" 1D05V_S0 XDP_TDI R184 XDP_TMS XDP_TDO R186 R185 H_CPURST# R98 DY DY 150R2F-1-GP 39D2R3F-2-GP 54D9R2F-L1-GP 54D9R2F-L1-GP 3D3V_S0 XDP_DBRESET# 1 R90 XDP_TCK XDP_TRST# R200 R201 150R2F-1-GP Wistron Corporation 27D4R2F-L1-GP 680R3F-GP 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title All place within 2" to CPU CPU (1 of 2) Size Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 A B C D Sheet E of 57 A B C D E VCC_CORE_S0 U34D VCC_CORE_S0 A4 A8 A11 A14 A16 A19 A23 A26 B6 B8 B11 B13 B16 B19 B21 B24 C5 C8 C11 C14 C16 C19 C2 C22 C25 D1 D4 D8 D11 D13 D16 D19 D23 D26 E3 E6 E8 E11 E14 E16 E19 E21 E24 F5 F8 F11 F13 F16 F19 F2 F22 F25 G4 G1 G23 G26 H3 H6 H21 H24 J2 J5 J22 J25 K1 K4 K23 K26 L3 L6 L21 L24 M2 M5 M22 M25 N1 N4 N23 N26 P3 U34C VCC_SENSE 37 VSS_SENSE 37 1 C237 C243 C233 C217 C209 C231 1 C216 2 2 R198 100R2F-L1-GP-U C188 C553 37 SCD01U16V2KX-3GP VCC_CORE_S0 VCC_CORE_S0 C267 C145 SC10U10V5ZY-1GP SC10U10V5ZY-1GP SC10U10V5ZY-1GP SCD1U10V2KX-4GP C239 C255 DY C183 SCD1U10V2KX-4GP C246 SCD1U10V2KX-4GP SCD1U10V2KX-4GP Layout Note: Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line C184 VCCSENSE and VSSSENSE lines should be of equal length Layout Note: R199 100R2F-L1-GP-U BGA479-SKT6-GPU1 H_VID[6 0] H_VID[6 0] H_VID0 H_VID1 H_VID2 H_VID3 H_VID4 H_VID5 H_VID6 AE7 VSSSENSE AF7 1D05V_S0 HCB1608KF121T30-GP 68.00230.041 C554 SC4D7U6D3V3KX-GP SC4D7U6D3V3KX-GP VCCSENSE 1D5V_S0 L26 SC4D7U6D3V3KX-GP AD6 AF5 AE5 AF4 AE3 AF2 AE2 1D5V_VCCA_S0 SCD1U10V2KX-4GP VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6] C245 SCD1U10V2KX-4GP SCD1U10V2KX-4GP B26 R170 0R0402-PAD SCD1U10V2KX-4GP VCCA CPU_V6 SCD1U10V2KX-4GP V6 G21 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21 SCD1U10V2KX-4GP VCCP[01] VCCP[02] VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16] Layout Note 1D05V_S0 SCD1U10V2KX-4GP VCC[068] VCC[069] VCC[070] VCC[071] VCC[072] VCC[073] VCC[074] VCC[075] VCC[076] VCC[077] VCC[078] VCC[079] VCC[080] VCC[081] VCC[082] VCC[083] VCC[084] VCC[085] VCC[086] VCC[087] VCC[088] VCC[089] VCC[090] VCC[091] VCC[092] VCC[093] VCC[094] VCC[095] VCC[096] VCC[097] VCC[098] VCC[099] VCC[100] VSS[082] VSS[083] VSS[084] VSS[085] VSS[086] VSS[087] VSS[088] VSS[089] VSS[090] VSS[091] VSS[092] VSS[093] VSS[094] VSS[095] VSS[096] VSS[097] VSS[098] VSS[099] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 AF3 AF6 AF8 AF11 AF13 AF16 AF19 AF21 AF24 BGA479-SKT6-GPU1 tm Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C in f@ SC10U10V5ZY-1GP Title CPU (2 of 2) Size xa SC10U10V5ZY-1GP SC10U10V5ZY-1GP ho C240 he C241 C242 DY C191 SC10U10V5ZY-1GP C190 SC10U10V5ZY-1GP C148 SC10U10V5ZY-1GP C C559 DY C269 1 C585 SC10U10V5ZY-1GP DY SC10U10V5ZY-1GP C147 SC10U10V5ZY-1GP DY SC10U10V5ZY-1GP C266 SC10U10V5ZY-1GP C268 SC10U10V5ZY-1GP B C146 SC10U10V5ZY-1GP C189 SC10U10V5ZY-1GP A C192 SC10U10V5ZY-1GP l.c om VCC_CORE_S0 2 VCC[001] VCC[002] VCC[003] VCC[004] VCC[005] VCC[006] VCC[007] VCC[008] VCC[009] VCC[010] VCC[011] VCC[012] VCC[013] VCC[014] VCC[015] VCC[016] VCC[017] VCC[018] VCC[019] VCC[020] VCC[021] VCC[022] VCC[023] VCC[024] VCC[025] VCC[026] VCC[027] VCC[028] VCC[029] VCC[030] VCC[031] VCC[032] VCC[033] VCC[034] VCC[035] VCC[036] VCC[037] VCC[038] VCC[039] VCC[040] VCC[041] VCC[042] VCC[043] VCC[044] VCC[045] VCC[046] VCC[047] VCC[048] VCC[049] VCC[050] VCC[051] VCC[052] VCC[053] VCC[054] VCC[055] VCC[056] VCC[057] VCC[058] VCC[059] VCC[060] VCC[061] VCC[062] VCC[063] VCC[064] VCC[065] VCC[066] VCC[067] AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AF10 AF12 AF14 AF15 AF17 AF18 AF20 A7 A9 A10 A12 A13 A15 A17 A18 A20 B7 B9 B10 B12 B14 B15 B17 B18 B20 C9 C10 C12 C13 C15 C17 C18 D9 D10 D12 D14 D15 D17 D18 E7 E9 E10 E12 E13 E15 E17 E18 E20 F7 F9 F10 F12 F14 F15 F17 F18 F20 AA7 AA9 AA10 AA12 AA13 AA15 AA17 AA18 AA20 AB9 AC10 AB10 AB12 AB14 AB15 AB17 AB18 VSS[001] VSS[002] VSS[003] VSS[004] VSS[005] VSS[006] VSS[007] VSS[008] VSS[009] VSS[010] VSS[011] VSS[012] VSS[013] VSS[014] VSS[015] VSS[016] VSS[017] VSS[018] VSS[019] VSS[020] VSS[021] VSS[022] VSS[023] VSS[024] VSS[025] VSS[026] VSS[027] VSS[028] VSS[029] VSS[030] VSS[031] VSS[032] VSS[033] VSS[034] VSS[035] VSS[036] VSS[037] VSS[038] VSS[039] VSS[040] VSS[041] VSS[042] VSS[043] VSS[044] VSS[045] VSS[046] VSS[047] VSS[048] VSS[049] VSS[050] VSS[051] VSS[052] VSS[053] VSS[054] VSS[055] VSS[056] VSS[057] VSS[058] VSS[059] VSS[060] VSS[061] VSS[062] VSS[063] VSS[064] VSS[065] VSS[066] VSS[067] VSS[068] VSS[069] VSS[070] VSS[071] VSS[072] VSS[073] VSS[074] VSS[075] VSS[076] VSS[077] VSS[078] VSS[079] VSS[080] VSS[081] Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 D Sheet E of 57 A B C D E H_XRCOMP R416 24D9R2F-L-GP 2 H_XSWING R183 100R2F-L1-GP-U C249 SCD1U16V2ZY-2GP H_YRCOMP R442 24D9R2F-L-GP 1D05V_S0 R430 54D9R2F-L1-GP H_YSCOMP 1D05V_S0 CLK_MCH_BCLK CLK_MCH_BCLK# E1 E2 E4 H_XRCOMP H_XSCOMP H_XSWING H_YRCOMP H_YSCOMP H_YSWING Y1 U1 W1 H_YRCOMP H_YSCOMP H_YSWING AG2 AG1 H_CLKIN H_CLKIN# CALISTOGA 1D05V_S0 R196 100R2F-L1-GP-U H_ADS# H_ADSTB#0 H_ADSTB#1 H_VREF H_BNR# H_BPRI# H_BREQ#0 H_CPURST# H_DBSY# H_DEFER# H_DPWR# H_DRDY# H_DINV#[3 0] J7 W8 U3 AB10 H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3 K4 T7 Y5 AC4 H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3 K3 T6 AA5 AC5 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 H_DINV#[3 0] H_DSTBN#[3 0] H_DSTBP#[3 0] H_HIT# H_HITM# H_LOCK# D3 D4 B3 H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4 D8 G8 B8 F8 A8 H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 H_RS#_0 H_RS#_1 H_RS#_2 B4 E6 D6 H_RS#0 H_RS#1 H_RS#2 H_SLPCPU# H_TRDY# E3 E7 R192 200R2F-L-GP C262 SCD1U16V2ZY-2GP H_DSTBN#[3 0] H_DSTBP#[3 0] H_HIT# H_HITM# H_LOCK# H_REQ#[4 0] H_RS#[2 0] H_CPUSLP# 4,15 H_TRDY# KI.94501.006 C627 SCD1U16V2ZY-2GP R440 100R2F-L1-GP-U E8 B9 C13 J13 C6 F6 C7 B7 A7 C3 J9 H8 K13 H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3 H_YSWING R431 221R2F-2-GP H_XRCOMP H_XSCOMP H_XSWING H_ADS# H_ADSTB#_0 H_ADSTB#_1 H_VREF_0 H_BNR# H_BPRI# H_BREQ#0 H_CPURST# H_DBSY# H_DEFER# H_DPWR# H_DRDY# H_VREF_1 R180 221R2F-2-GP H_A#[31 3] H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 1D05V_S0 H9 C9 E11 G11 F11 G12 F9 H11 J12 G14 D9 J14 H13 J15 F14 D12 A11 C11 A12 A13 E13 G13 F12 B12 B14 C12 A14 C14 D14 H_XSCOMP H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8 H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31 R415 54D9R2F-L1-GP H_D#_0 H_D#_1 H_D#_2 H_D#_3 H_D#_4 H_D#_5 H_D#_6 H_D#_7 H_D#_8 H_D#_9 H_D#_10 H_D#_11 H_D#_12 H_D#_13 H_D#_14 H_D#_15 H_D#_16 H_D#_17 H_D#_18 H_D#_19 H_D#_20 H_D#_21 H_D#_22 H_D#_23 H_D#_24 H_D#_25 H_D#_26 H_D#_27 H_D#_28 H_D#_29 H_D#_30 H_D#_31 H_D#_32 H_D#_33 H_D#_34 H_D#_35 H_D#_36 H_D#_37 H_D#_38 H_D#_39 H_D#_40 H_D#_41 H_D#_42 H_D#_43 H_D#_44 H_D#_45 H_D#_46 H_D#_47 H_D#_48 H_D#_49 H_D#_50 H_D#_51 H_D#_52 H_D#_53 H_D#_54 H_D#_55 H_D#_56 H_D#_57 H_D#_58 H_D#_59 H_D#_60 H_D#_61 H_D#_62 H_D#_63 2 1D05V_S0 F1 J1 H1 J6 H3 K2 G1 G2 K9 K1 K7 J8 H4 J3 K11 G4 T10 W11 T3 U7 U9 U11 T11 W9 T1 T8 T4 W7 U5 T9 W6 T5 AB7 AA9 W4 W3 Y3 Y7 W5 Y10 AB8 W2 AA4 AA7 AA2 AA6 AA10 Y8 AA1 AB4 AC9 AB11 AC11 AB3 AC2 AD1 AD9 AC1 AD7 AC6 AB5 AD10 AD4 AC8 HOST H_A#[31 3] U39A H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 H_D#[63 0] H_D#[63 0] Place them near to the chip ( < 0.5") 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size Document Number GMCH (1 of 5) Date: Thursday, March 30, 2006 A B C D Rev MP MYALL2 Sheet E of 57 A B C D E U39B M_CKE0 M_CKE1 M_CKE2 M_CKE3 AU20 AT20 BA29 AY29 SM_CKE_0 SM_CKE_1 SM_CKE_2 SM_CKE_3 11,12 11,12 11,12 11,12 M_CS0# M_CS1# M_CS2# M_CS3# AW13 AW12 AY21 AW21 SM_CS#_0 SM_CS#_1 SM_CS#_2 SM_CS#_3 M_OCDCOMP0 M_OCDCOMP1 M_RCOMPN M_RCOMPP AF33 AG33 A27 A26 C40 D41 G_CLKIN# G_CLKIN D_REFCLKIN# D_REFCLKIN D_REFSSCLKIN# D_REFSSCLKIN DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 AE35 AF39 AG35 AH39 DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3 16 16 16 16 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 AC35 AE39 AF35 AG39 DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3 16 16 16 16 DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 AE37 AF41 AG37 AH41 DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3 16 16 16 16 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 AC37 AE41 AF37 AG41 DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3 SDVO_CTRLCLK SDVO_CTRLDATA LT_RESET# NC0 NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18 RN17 PM_EXTTS#0 PM_EXTTS#1 CALISTOGA SRN10KJ-5-GP 1 R161DUMMY-R2 CFG19 R162DUMMY-R2 CFG20 R157DUMMY-R2 CFG3 R178DUMMY-R2 CFG4 R187DUMMY-R2 CFG5 R158DUMMY-R2 CFG6 R156DUMMY-R2 CFG7 R166DUMMY-R2 CFG8 R179DUMMY-R2 CFG9 R168DUMMY-R2 CFG10 R167DUMMY-R2 CFG11 R193DUMMY-R2 CFG12 R203DUMMY-R2 CFG13 R165DUMMY-R2 CFG14 R202DUMMY-R2 CFG15 R159DUMMY-R2 CFG16 R197DUMMY-R2 CFG17 R217 80D6R2F-L-GP CFG18 When High 1K Ohm CFG6: 0=Moby Dick ,1=Calistoga (default) When Low choice lower than 3.5K Ohm 13 GMCH_TXBOUT013 GMCH_TXBOUT113 GMCH_TXBOUT2- G30 D30 F29 LB_DATA#_0 LB_DATA#_1 LB_DATA#_2 F30 D29 F28 LB_DATA_0 LB_DATA_1 LB_DATA_2 14 GMCH_HSYNC 14 GMCH_VSYNC A16 C18 A19 TV_DACA_OUT TV_DACB_OUT TV_DACC_OUT J20 B16 B18 B19 TV_IREF TV_IRTNA TV_IRTNB TV_IRTNC GMCH_BLUE GMCH_BLUE# GMCH_GREEN GMCH_GREEN# GMCH_RED GMCH_RED# E23 D23 C22 B22 A21 B21 CRT_BLUE CRT_BLUE# CRT_GREEN CRT_GREEN# CRT_RED CRT_RED# GMCH_DDCCLK GMCH_DDCDATA GMCH_HS CRT_IREF GMCH_VS C26 C25 G23 J22 H23 CRT_DDC_CLK CRT_DDC_DATA CRT_HSYNC CRT_IREF CRT_VSYNC UMA UMA UMA UMA GMCH_BLUE GMCH_RED R107 UMA 0R2J-2-GP GMCH_HS R109 UMA 0R2J-2-GP GMCH_VS 2 2 TV_IREF TV_IRTNA TV_IRTNB TV_IRTNC CALISTOGA GMCH_RED# EXP_A_RXP_0 EXP_A_RXP_1 EXP_A_RXP_2 EXP_A_RXP_3 EXP_A_RXP_4 EXP_A_RXP_5 EXP_A_RXP_6 EXP_A_RXP_7 EXP_A_RXP_8 EXP_A_RXP_9 EXP_A_RXP_10 EXP_A_RXP_11 EXP_A_RXP_12 EXP_A_RXP_13 EXP_A_RXP_14 EXP_A_RXP_15 D34 F38 G34 H38 J34 L38 M34 N38 P34 R38 T34 V38 W34 Y38 AA34 AB38 PEG_RXP0 PEG_RXP1 PEG_RXP2 PEG_RXP3 PEG_RXP4 PEG_RXP5 PEG_RXP6 PEG_RXP7 PEG_RXP8 PEG_RXP9 PEG_RXP10 PEG_RXP11 PEG_RXP12 PEG_RXP13 PEG_RXP14 PEG_RXP15 EXP_A_TXN_0 EXP_A_TXN_1 EXP_A_TXN_2 EXP_A_TXN_3 EXP_A_TXN_4 EXP_A_TXN_5 EXP_A_TXN_6 EXP_A_TXN_7 EXP_A_TXN_8 EXP_A_TXN_9 EXP_A_TXN_10 EXP_A_TXN_11 EXP_A_TXN_12 EXP_A_TXN_13 EXP_A_TXN_14 EXP_A_TXN_15 F36 G40 H36 J40 L36 M40 N36 P40 R36 T40 V36 W40 Y36 AA40 AB36 AC40 GTXN0 GTXN1 GTXN2 GTXN3 GTXN4 GTXN5 GTXN6 GTXN7 GTXN8 GTXN9 GTXN10 GTXN11 GTXN12 GTXN13 GTXN14 GTXN15 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 C248SCD1U10V2KX-5GP C610SCD1U10V2KX-5GP C254SCD1U10V2KX-5GP C615SCD1U10V2KX-5GP C259SCD1U10V2KX-5GP C618SCD1U10V2KX-5GP C263SCD1U10V2KX-5GP C620SCD1U10V2KX-5GP C272SCD1U10V2KX-5GP C622SCD1U10V2KX-5GP C278SCD1U10V2KX-5GP C628SCD1U10V2KX-5GP C281SCD1U10V2KX-5GP C631SCD1U10V2KX-5GP C286SCD1U10V2KX-5GP C638SCD1U10V2KX-5GP PEG_TXN0 PEG_TXN1 PEG_TXN2 PEG_TXN3 PEG_TXN4 PEG_TXN5 PEG_TXN6 PEG_TXN7 PEG_TXN8 PEG_TXN9 PEG_TXN10 PEG_TXN11 PEG_TXN12 PEG_TXN13 PEG_TXN14 PEG_TXN15 EXP_A_TXP_0 EXP_A_TXP_1 EXP_A_TXP_2 EXP_A_TXP_3 EXP_A_TXP_4 EXP_A_TXP_5 EXP_A_TXP_6 EXP_A_TXP_7 EXP_A_TXP_8 EXP_A_TXP_9 EXP_A_TXP_10 EXP_A_TXP_11 EXP_A_TXP_12 EXP_A_TXP_13 EXP_A_TXP_14 EXP_A_TXP_15 D36 F40 G36 H40 J36 L40 M36 N40 P36 R40 T36 V40 W36 Y40 AA36 AB40 GTXP0 GTXP1 GTXP2 GTXP3 GTXP4 GTXP5 GTXP6 GTXP7 GTXP8 GTXP9 GTXP10 GTXP11 GTXP12 GTXP13 GTXP14 GTXP15 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 C251SCD1U10V2KX-5GP C608SCD1U10V2KX-5GP C253SCD1U10V2KX-5GP C612SCD1U10V2KX-5GP C257SCD1U10V2KX-5GP C617SCD1U10V2KX-5GP C261SCD1U10V2KX-5GP C619SCD1U10V2KX-5GP C271SCD1U10V2KX-5GP C621SCD1U10V2KX-5GP C275SCD1U10V2KX-5GP C624SCD1U10V2KX-5GP C279SCD1U10V2KX-5GP C630SCD1U10V2KX-5GP C283SCD1U10V2KX-5GP C635SCD1U10V2KX-5GP PEG_TXP0 PEG_TXP1 PEG_TXP2 PEG_TXP3 PEG_TXP4 PEG_TXP5 PEG_TXP6 PEG_TXP7 PEG_TXP8 PEG_TXP9 PEG_TXP10 PEG_TXP11 PEG_TXP12 PEG_TXP13 PEG_TXP14 PEG_TXP15 RN58 G72 SRN0J-6-GP R148 UMA 150R2F-1-GP R151 0R2J-2-GP G72 GMCH_GREEN# R154 UMA 150R2F-1-GP GMCH_GREEN CRT_IREF R408 G72 0R2J-2-GP R195 G72 0R2J-2-GP GMCH_BLUE GMCH_RED 1D05V_S0 GMCH_BLUE# R149 0R2J-2-GP G72 R409 G72 0R2J-2-GP GMCH_RED# R147 0R2J-2-GP UMA TV_DACC GMCH_RED R153 UMA 150R2F-1-GP R155 0R2J-2-GP UMA GMCH_GREEN# TV_DACA TV_DACB TV_DACA R413 UMA 150R2F-1-GP 2 TV_DACB R400 UMA 150R2F-1-GP GMCH_BLUE# TV_IREF TV_IRTNA RN49 G72 SRN0J-6-GP TV_DACC R398 UMA 150R2F-1-GP TV_IRTNB TV_IRTNC RN8 G72 SRN0J-6-GP CRT_IREF R150 0R2J-2-GP UMA R191 255R2F-L-GP UMA PEG_RXN[15 0] PEG_RXN[15 0] 46 PEG_RXP[15 0] PEG_RXP[15 0] 46 PEG_TXN[15 0] PEG_TXN[15 0] 46 PEG_TXP[15 0] PEG_TXP[15 0] 46 KI.94501.006 GMCH_BLUE GMCH_GREEN R152 0R2J-2-GP G72 PEG_RXN0 PEG_RXN1 PEG_RXN2 PEG_RXN3 PEG_RXN4 PEG_RXN5 PEG_RXN6 PEG_RXN7 PEG_RXN8 PEG_RXN9 PEG_RXN10 PEG_RXN11 PEG_RXN12 PEG_RXN13 PEG_RXN14 PEG_RXN15 RN18 UMA SRN100KJ-6-GP 1D05V_S0 BL_ON GMCH_LCDVDD_ON LIBG GMCH_VS GMCH_HS RN59 G72 SRN0J-6-GP 3 R181 UMA 1K5R2F-2-GP RN11 G72 SRN0J-6-GP RN9 UMA SRN10KJ-5-GP LCTLA_CLK LCTLB_DATA CLK_DDC_EDID DAT_DDC_EDID RN16 UMA SRN10KJ-5-GP 3D3V_S0 1D5V_S0 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title GMCH (2 of 5) Size Document Number Rev MP MYALL2 D Sheet of 57 E l.c C B om Date: Thursday, March 30, 2006 A tm M_RCOMPP R163DUMMY-R2 LA_DATA#_0 LA_DATA#_1 LA_DATA#_2 LA_DATA_0 LA_DATA_1 LA_DATA_2 14 GMCH_GREEN 14 C37 B35 A37 B37 B34 A36 R389 4K99R2F-L-GP R385 0R2J-2-GP R106 0R2J-2-GP R108 0R2J-2-GP 14 LA_CLK# LA_CLK LB_CLK# LB_CLK 13 GMCH_TXAOUT0+ 13 GMCH_TXAOUT1+ 13 GMCH_TXAOUT2+ G28 PM_BMBUSY# 16 F25 PM_EXTTS#0 13 GMCH_TXBOUT0+ R2130R2J-2-GP DY H26 PM_EXTTS#1 13 GMCH_TXBOUT1+ G6 PM_THRMTRIP-A# 13 GMCH_TXBOUT2+ AH33 VGATE_PWRGD 16,37 R215 0R2J-2-GP AH34 R212 PWROK 16,19 100R2J-2-GP PLT_RST1# 16,18,22,26,31,32,34,46,51 TV_DACA TP45 TPAD30 H28 14 TV_DACA TV_DACB TP44 TPAD30 H27 14 TV_DACB TV_DACC K28 MCH_ICH_SYNC# 16 14 TV_DACC D1 C41 C1 BA41 BA40 BA39 BA3 BA2 BA1 3D3V_S0 B41 RN10 DY B2 SRN10KJ-5-GP AY41 AY1 AW41 AW1 A40 A4 14 GMCH_DDCCLK A39 14 GMCH_DDCDATA A3 A33 A32 E27 E26 F34 G38 H34 J38 L34 M38 N34 P38 R34 T38 V34 W38 Y34 AA38 AB34 AC38 ho M_RCOMPN R216 80D6R2F-L-GP 13 GMCH_TXAOUT013 GMCH_TXAOUT113 GMCH_TXAOUT2- KI.94501.006 3D3V_S0 GMCH_TXACLKGMCH_TXACLK+ GMCH_TXBCLKGMCH_TXBCLK+ EXP_A_RXN_0 EXP_A_RXN_1 EXP_A_RXN_2 EXP_A_RXN_3 EXP_A_RXN_4 EXP_A_RXN_5 EXP_A_RXN_6 EXP_A_RXN_7 EXP_A_RXN_8 EXP_A_RXN_9 EXP_A_RXN_10 EXP_A_RXN_11 EXP_A_RXN_12 EXP_A_RXN_13 EXP_A_RXN_14 EXP_A_RXN_15 f@ 1D8V_S3 13 13 13 13 D40 D38 in CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20 R419 24D9R2F-L-GP 1D5V_PCIE_S0 EXP_A_COMPI EXP_A_COMPO xa PM_BMBUSY# PM_EXTTS#_0 PM_EXTTS#_1 PM_THRMTRIP# PWROK RSTIN# 13 GMCH_LCDVDD_ON CPU_SEL0 3,4 CPU_SEL1 3,4 CPU_SEL2 3,4 L_BKLTCTL L_BKLTEN L_CLKCTLA L_CLKCTLB L_DDC_CLK L_DDC_DATA L_IBG L_VBG L_VDDEN L_VREFH L_VREFL he DREFCLK# DREFCLK DREFSSCLK# DREFSSCLK BL_ON D32 J30 H30 H29 G26 G25 B38 C35 F32 C33 C32 VGA SM_VREF_0 SM_VREF_1 31 13 CLK_DDC_EDID 13 DAT_DDC_EDID TPAD30 TP30 TPAD30 TP37 TPAD30 BL_ON LCTLA_CLK LCTLB_DATA CLK_DDC_EDID DAT_DDC_EDID LIBG L_LVBG GMCH_LCDVDD_ON TV AK1 AK41 NC SM_RCOMP# SM_RCOMP MISC 3D3V_S0 16 16 16 16 SM_ODT_0 SM_ODT_1 SM_ODT_2 SM_ODT_3 PM CLK_MCH_3GPLL# CLK_MCH_3GPLL DREFCLK# DREFCLK DREFSSCLK# DREFSSCLK BA13 BA12 AY20 AU21 AV9 AT9 C649 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP C298 DDR_VREF_S3 SM_OCDCOMP_0 SM_OCDCOMP_1 K16 K18 J18 F18 E15 F15 E18 D19 D16 G16 E16 D15 G15 K15 C15 H16 G18 H15 J25 K27 J26 U39C TP36 LVDS R214DY R209 DY 11,12 M_ODT0 40D2R2F-GP 40D2R2F-GP 11,12 M_ODT1 11,12 M_ODT2 11,12 M_ODT3 AL20 AF10 CFG_0 CFG_1 CFG_2 CFG_3 CFG_4 CFG_5 CFG_6 CFG_7 CFG_8 CFG_9 CFG_10 CFG_11 CFG_12 CFG_13 CFG_14 CFG_15 CFG_16 CFG_17 CFG_18 CFG_19 CFG_20 for calistoga configuration GRAPHICS 11,12 11,12 11,12 11,12 H32 T32 R32 F3 F7 AG11 AF11 H7 J19 K30 J29 A41 A35 A34 D28 D27 PCI-EXPRESS SM_CK#_0 SM_CK#_1 SM_CK#_2 SM_CK#_3 MUXING AW35 AT1 AY7 AY40 DDR M_CLK_DDR#0 M_CLK_DDR#1 M_CLK_DDR#2 M_CLK_DDR#3 CLK 11 11 11 11 RSVD_0 RSVD_1 RSVD_2 RSVD_3 RSVD_4 RSVD_5 RSVD_6 RSVD_7 RSVD_8 RSVD_9 RSVD_10 RSVD_11 RSVD_12 RSVD_13 RSVD_14 RSVD_15 DMI SM_CK_0 SM_CK_1 SM_CK_2 SM_CK_3 1 AY35 AR1 AW7 AW40 CFG M_CLK_DDR0 M_CLK_DDR1 M_CLK_DDR2 M_CLK_DDR3 RSVD 11 11 11 11 A B C D E 4 CALISTOGA AU12 AV14 BA20 SA_CAS# SA_DM_0 SA_DM_1 SA_DM_2 SA_DM_3 SA_DM_4 SA_DM_5 SA_DM_6 SA_DM_7 AY13 AJ33 AM35 AL26 AN22 AM14 AL9 AR3 AH4 SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6 SA_DQS_7 SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7 AK33 AT33 AN28 AM22 AN12 AN8 AP3 AG5 AK32 AU33 AN27 AM21 AM12 AL8 AN3 AH5 M_A_DQS0 M_A_DQS1 M_A_DQS2 M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7 SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8 SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13 AY16 AU14 AW16 BA16 BA17 AU16 AV17 AU17 AW17 AT16 AU13 AT17 AV20 AV12 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 SA_RAS# SA_RCVENIN# SA_RCVENOUT# SA_WE# AW14 AK23 AK24 AY14 SA_RCVENIN# SA_RCVENOUT# M_A_DM[7 0] M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7 M_A_DQS[7 0] M_A_DQS#[7 0] M_A_A[13 0] TP54 TPAD30 TP53 TPAD30 M_A_BS#0 11,12 M_A_BS#1 11,12 M_A_BS#2 11,12 M_A_CAS# 11,12 M_A_DM[7 0] 11 M_A_DQS[7 0] 11 M_A_DQS#[7 0] 11 M_A_A[13 0] 11,12 M_A_RAS# 11,12 M_A_WE# 11,12 Place Test PAD Near to Chip as could as possible SB_DQ0 SB_DQ1 SB_DQ2 SB_DQ3 SB_DQ4 SB_DQ5 SB_DQ6 SB_DQ7 SB_DQ8 SB_DQ9 SB_DQ10 SB_DQ11 SB_DQ12 SB_DQ13 SB_DQ14 SB_DQ15 SB_DQ16 SB_DQ17 SB_DQ18 SB_DQ19 SB_DQ20 SB_DQ21 SB_DQ22 SB_DQ23 SB_DQ24 SB_DQ25 SB_DQ26 SB_DQ27 SB_DQ28 SB_DQ29 SB_DQ30 SB_DQ31 SB_DQ32 SB_DQ33 SB_DQ34 SB_DQ35 SB_DQ36 SB_DQ37 SB_DQ38 SB_DQ39 SB_DQ40 SB_DQ41 SB_DQ42 SB_DQ43 SB_DQ44 SB_DQ45 SB_DQ46 SB_DQ47 SB_DQ48 SB_DQ49 SB_DQ50 SB_DQ51 SB_DQ52 SB_DQ53 SB_DQ54 SB_DQ55 SB_DQ56 SB_DQ57 SB_DQ58 SB_DQ59 SB_DQ60 SB_DQ61 SB_DQ62 SB_DQ63 B SA_BS_0 SA_BS_1 SA_BS_2 AK39 AJ37 AP39 AR41 AJ38 AK38 AN41 AP41 AT40 AV41 AU38 AV38 AP38 AR40 AW38 AY38 BA38 AV36 AR36 AP36 BA36 AU36 AP35 AP34 AY33 BA33 AT31 AU29 AU31 AW31 AV29 AW29 AM19 AL19 AP14 AN14 AN17 AM16 AP15 AL15 AJ11 AH10 AJ9 AN10 AK13 AH11 AK10 AJ8 BA10 AW10 BA4 AW4 AY10 AY9 AW5 AY5 AV4 AR5 AK4 AK3 AT4 AK5 AJ5 AJ3 MEMORY MEMORY SA_DQ0 SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61 SA_DQ62 SA_DQ63 SYSTEM AJ35 AJ34 AM31 AM33 AJ36 AK35 AJ32 AH31 AN35 AP33 AR31 AP31 AN38 AM36 AM34 AN33 AK26 AL27 AM26 AN24 AK28 AL28 AM24 AP26 AP23 AL22 AP21 AN20 AL23 AP24 AP20 AT21 AR12 AR14 AP13 AP12 AT13 AT12 AL14 AL12 AK9 AN7 AK8 AK7 AP9 AN9 AT5 AL5 AY2 AW2 AP1 AN2 AV2 AT3 AN1 AL2 AG7 AF9 AG4 AF6 AG9 AH6 AF4 AF8 A U39D M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63 U39E M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63 SYSTEM M_A_DQ[63 0] DDR 11 M_A_DQ[63 0] M_B_DQ[63 0] DDR 11 M_B_DQ[63 0] SB_BS_0 SB_BS_1 SB_BS_2 AT24 AV23 AY28 SB_CAS# SB_DM_0 SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7 AR24 AK36 AR38 AT36 BA31 AL17 AH8 BA5 AN4 M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7 SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7 SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4 SB_DQS#_5 SB_DQS#_6 SB_DQS#_7 AM39 AT39 AU35 AR29 AR16 AR10 AR7 AN5 AM40 AU39 AT35 AP29 AP16 AT10 AT7 AP5 M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6 M_B_DQS7 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7 SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8 SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13 AY23 AW24 AY24 AR28 AT27 AT28 AU27 AV28 AV27 AW27 AV24 BA27 AY27 AR23 SB_RAS# SB_RCVENIN# SB_RCVENOUT# SB_WE# AU23 AK16 AK18 AR27 M_B_BS#0 11,12 M_B_BS#1 11,12 M_B_BS#2 11,12 M_B_CAS# 11,12 M_B_DM[7 0] 11 M_B_DM[7 0] M_B_DQS[7 0] M_B_DQS[7 0] 11 M_B_DQS#[7 0] M_B_DQS#[7 0] 11 M_B_A[13 0] M_B_A[13 0] 11,12 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_RAS# 11,12 TP52 TPAD30 TP51 TPAD30 SB_RCVENIN# SB_RCVENOUT# M_B_WE# 11,12 Place Test PAD Near to Chip ascould as possible CALISTOGA KI.94501.006 KI.94501.006 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title GMCH (3 of 5) Size Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 A B C D Sheet E of 57 A B C D E 2D5V_S0 UMA E19 F19 C20 D20 E20 F20 VCCA_TVDACA0 VCCA_TVDACA1 VCCA_TVDACB0 VCCA_TVDACB1 VCCA_TVDACC0 VCCA_TVDACC1 AH1 AH2 VCCD_HMPLL0 VCCD_HMPLL1 R405 0R3-0-U-GP UMA A28 B28 C28 VCCD_LVDS0 VCCD_LVDS1 VCCD_LVDS2 1D5V_TVDAC_S0 D21 VCCD_TVDAC A23 B23 B25 VCC_HV0 VCC_HV1 VCC_HV2 H19 VCCD_QTVDAC V_DACB 1D5V_DPLLB C599 SC10U10V5ZY-1GP 2 HCB1608KF121T30-GP 68.00230.041 R1341 0R2J-2-GP C598 SCD1U10V2KX-4GP 1D5V_S0 L38 1D5V_HPLL_S0 R404 G72 0R3-0-U-GP 1 HCB1608KF121T30-GP 68.00230.041 R177 0R0603-PAD 1D5V_S0 C643 C644 C587 SC10U10V5ZY-1GP 2 R406 0R0603-PAD 3D3V_S0 1 1D5V_MPLL_S0 HCB1608KF121T30-GP SC10U10V5ZY-1GP SCD1U10V2KX-4GP 68.00230.041 C641 C639 SC10U10V5ZY-1GP SCD1U10V2KX-4GP C247 SCD1U10V2KX-4GP L34 V_DACC G72 C593 SCD1U10V2KX-4GP D9 UMA BAT54-4-GP 1D5V_S0 1D5V_QTVDAC_S0 1D5V_S0 R194 0R0603-PAD 1 R118 10R2J-2-GP C256 SCD1U10V2KX-4GP VCCA_CRTDAC R132 G72 0R3-0-U-GP 2 C229 SC10U10V5ZY-1GP UMA C296 SCD1U10V2KX-4GP C293 SCD1U10V2KX-4GP C226 C290 SCD1U10V2KX-4GP SCD1U10V2KX-4GP C227 SCD1U10V2KX-4GP SCD1U10V2KX-4GP C214 C228 R128 0R3-0-U-GP UMA V_TVBG 1 Divide by Trace (Layout Rule approve) R129 UMA 0R3-0-U-GP V_DACC 2 3D3V_S0 L12 UMA HCB1608KF121T30-GP 68.00230.041 UMA R119 10R2J-2-GP 1D5V_S0 R131 UMA 0R3-0-U-GP V_DACB 1 3D3V_TVDAC R130 UMA 0R3-0-U-GP V_DACA SCD1U10V2KX-4GP D10 UMA BAT54-4-GP 1 1D5V_S0 1D5V_S0 C252 2D5V_S0 L14 UMA 2D5V_CRTDAC R133 UMA HCB1608KF121T30-GP 0R5J-6-GP 2 68.00230.041 UMA C292 AK31 AF31 AE31 AC31 AL30 AK30 AJ30 AH30 AG30 AF30 AE30 AD30 AC30 AG29 AF29 AE29 AD29 AC29 AG28 AF28 AE28 AH22 AJ21 AH21 AJ20 AH20 AH19 P19 P16 AH15 P15 AH14 AG14 AF14 AE14 Y14 AF13 AE13 AF12 AE12 AD12 POWER VCCAUX0 VCCAUX1 VCCAUX2 VCCAUX3 VCCAUX4 VCCAUX5 VCCAUX6 VCCAUX7 VCCAUX8 VCCAUX9 VCCAUX10 VCCAUX11 VCCAUX12 VCCAUX13 VCCAUX14 VCCAUX15 VCCAUX16 VCCAUX17 VCCAUX18 VCCAUX19 VCCAUX20 VCCAUX21 VCCAUX22 VCCAUX23 VCCAUX24 VCCAUX25 VCCAUX26 VCCAUX27 VCCAUX28 VCCAUX29 VCCAUX30 VCCAUX31 VCCAUX32 VCCAUX33 VCCAUX34 VCCAUX35 VCCAUX36 VCCAUX37 VCCAUX38 VCCAUX39 VCCAUX40 VCCP_GMCH_CAP3 C600 SCD47U10V3ZY-GP VCCP_GMCH_CAP2 VCCP_GMCH_CAP1 C634 SCD47U10V3ZY-GP C250 SCD22U16V3ZY-GP Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title SCD1U10V2KX-4GP CALISTOGA GMCH (4 of 5) KI.94501.006 Size SCD1U10V2KX-4GP Document Number Rev MP MYALL2 Date: Friday, March 24, 2006 A 1 om L30 V_DACA VCCA_TVBG VSSA_TVBG l.c C597 SCD1U10V2KX-4GP VCCA_MPLL RN14 G72 SRN0J-6-GP VCCA_LVDS VSSA_LVDS tm 1D5V_S0 A38 R182 0R2J-2-GP UMA B39 C595UMA SCD1U10V2KX-4GP R138G72 1D5V_MPLL_S0 AF2 0R2J-2-GP H20 V_TVBG G20 ho C596 SC10U10V5ZY-1GP 2 HCB1608KF121T30-GP 68.00230.041 VCCA_DPLLA VCCA_DPLLB VCCA_HPLL f@ 1D5V_DPLLA B26 C39 AF1 he UMA VCCA_CRTDAC0 VCCA_CRTDAC1 VSSA_CRTDAC C274 C288 SC2D2U6D3V3MX-1-GP SC4D7U10V5ZY-3GP in L29 F21 E21 G21 C280 SCD1U10V2KX-4GP xa R401 G72 0R2J-2-GP 2 2D5V_S0 1D5V_S0 VCC3G0 VCC3G1 VCC3G2 VCC3G3 VCC3G4 VCC3G5 VCC3G6 VCCA_3GPLL VCCA_3GBG VSSA_3GBG 1D5V_DPLLA 1D5V_DPLLB 1D5V_HPLL_S0 R613 UMA 0R3-0-U-GP VCC_TXLVDS0 VCC_TXLVDS1 VCC_TXLVDS2 AC14 AB14 W14 V14 T14 R14 P14 N14 M14 L14 AD13 AC13 AB13 AA13 Y13 W13 V13 U13 T13 R13 N13 M13 L13 AB12 AA12 Y12 W12 V12 U12 T12 R12 P12 N12 M12 L12 R11 P11 N11 M11 R10 P10 N10 M10 P9 N9 M9 R8 P8 N8 M8 P7 N7 M7 R6 P6 M6 A6 R5 P5 N5 M5 P4 N4 M4 R3 P3 N3 M3 R2 P2 M2 D2 AB1 R1 P1 N1 M1 VCCA_CRTDAC SCD1U10V2KX-4GP VTT_0 VTT_1 VTT_2 VTT_3 VTT_4 VTT_5 VTT_6 VTT_7 VTT_8 VTT_9 VTT_10 VTT_11 VTT_12 VTT_13 VTT_14 VTT_15 VTT_16 VTT_17 VTT_18 VTT_19 VTT_20 VTT_21 VTT_22 VTT_23 VTT_24 VTT_25 VTT_26 VTT_27 VTT_28 VTT_29 VTT_30 VTT_31 VTT_32 VTT_33 VTT_34 VTT_35 VTT_36 VTT_37 VTT_38 VTT_39 VTT_40 VTT_41 VTT_42 VTT_43 VTT_44 VTT_45 VTT_46 VTT_47 VTT_48 VTT_49 VTT_50 VTT_51 VTT_52 VTT_53 VTT_54 VTT_55 VTT_56 VTT_57 VTT_58 VTT_59 VTT_60 VTT_61 VTT_62 VTT_63 VTT_64 VTT_65 VTT_66 VTT_67 VTT_68 VTT_69 VTT_70 VTT_71 VTT_72 VTT_73 VTT_74 VTT_75 VTT_76 2D5V_3GBG_S0 AJ41 AB41 Y41 V41 R41 N41 L41 AC33 G41 H41 1D05V_S0 VCCSYNC C289 C30 B30 A30 C284 C294 H22 U39H C260 UMA SCD1U10V2KX-4GP R403G72 VCC_TXLVD 0R3-0-U-GP 2 C297 UMA SCD1U10V2KX-4GP SC4D7U6D3V3KX-GP SC4D7U6D3V3KX-GP C285 1D5V_S0 R208 0R0603-PAD 1D5V_3GPLL_S0 2 1D5V_S0 C592 SCD1U10V2KX-4GP 1D5V_PCIE_S0 R211 0R0805-PAD C291 SC4D7U6D3V3KX-GP R410 0R0603-PAD UMA 1 R190G72 0R2J-2-GP 2D5V_S0 SC4D7U6D3V3KX-GP 2D5V_3GBG_S0 R402 0R3-0-U-GP R414 0R3-0-U-GP C591 SCD1U10V2KX-4GP SC4D7U6D3V3KX-GP VCC_TXLVD C588 1 2D5V_S0 B C D Sheet E of 57 A 1D05V_S0 AC41 AA41 W41 T41 VCC_NCTF0 P41 VCC_NCTF1 VSS_NCTF0 AE27 M41 VCC_NCTF2 VSS_NCTF1 AE26 J41 VCC_NCTF3 VSS_NCTF2 AE25 F41 VCC_NCTF4 VSS_NCTF3 AE24 AV40 VCC_NCTF5 VSS_NCTF4 AE23 AP40 VCC_NCTF6 VSS_NCTF5 AE22 AN40 VCC_NCTF7 VSS_NCTF6 AE21 AK40 VCC_NCTF8 VSS_NCTF7 AE20 AJ40 VCC_NCTF9 VSS_NCTF8 AE19 AH40 VCC_NCTF10 VSS_NCTF9 AE18 AG40 VCC_NCTF11 VSS_NCTF10 AC17 Y17 AF40 VCC_NCTF12 VSS_NCTF11 AE40 VCC_NCTF13 VSS_NCTF12 U17 B40 VCC_NCTF14 AY39 VCC_NCTF15 AW39 VCC_NCTF16 AV39 VCC_NCTF17 AR39 VCC_NCTF18 AN39 VCC_NCTF19 VCCAUX_NCTF0 AG27 AJ39 1D5V_S0 VCC_NCTF20 VCCAUX_NCTF1 AF27 AC39 VCC_NCTF21 VCCAUX_NCTF2 AG26 AB39 VCC_NCTF22 VCCAUX_NCTF3 AF26 AG25 AA39 VCC_NCTF23 VCCAUX_NCTF4 Y39 VCC_NCTF24 VCCAUX_NCTF5 AF25 W39 VCC_NCTF25 VCCAUX_NCTF6 AG24 V39 VCC_NCTF26 VCCAUX_NCTF7 AF24 AG23 T39 VCC_NCTF27 VCCAUX_NCTF8 R39 VCC_NCTF28 VCCAUX_NCTF9 AF23 P39 VCC_NCTF29 VCCAUX_NCTF10 AG22 N39 VCC_NCTF30 VCCAUX_NCTF11 AF22 M39 VCC_NCTF31 VCCAUX_NCTF12 AG21 L39 VCC_NCTF32 VCCAUX_NCTF13 AF21 J39 VCC_NCTF33 VCCAUX_NCTF14 AG20 H39 VCC_NCTF34 VCCAUX_NCTF15 AF20 AG19 G39 VCC_NCTF35 VCCAUX_NCTF16 F39 VCC_NCTF36 VCCAUX_NCTF17 AF19 D39 VCC_NCTF37 VCCAUX_NCTF18 R19 AT38 VCC_NCTF38 VCCAUX_NCTF19 AG18 AF18 AM38 VCC_NCTF39 VCCAUX_NCTF20 AH38 VCC_NCTF40 VCCAUX_NCTF21 R18 AG38 VCC_NCTF41 VCCAUX_NCTF22 AG17 AF38 VCC_NCTF42 VCCAUX_NCTF23 AF17 AE17 AE38 VCC_NCTF43 VCCAUX_NCTF24 C38 VCC_NCTF44 VCCAUX_NCTF25 AD17 AK37 VCC_NCTF45 VCCAUX_NCTF26 AB17 AH37 VCC_NCTF46 VCCAUX_NCTF27 AA17 AB37 VCC_NCTF47 VCCAUX_NCTF28 W17 AA37 VCC_NCTF48 VCCAUX_NCTF29 V17 Y37 VCC_NCTF49 VCCAUX_NCTF30 T17 R17 W37 VCC_NCTF50 VCCAUX_NCTF31 V37 VCC_NCTF51 VCCAUX_NCTF32 AG16 T37 VCC_NCTF52 VCCAUX_NCTF33 AF16 R37 VCC_NCTF53 VCCAUX_NCTF34 AE16 P37 VCC_NCTF54 VCCAUX_NCTF35 AD16 N37 VCC_NCTF55 VCCAUX_NCTF36 AC16 M37 VCC_NCTF56 VCCAUX_NCTF37 AB16 L37 VCC_NCTF57 VCCAUX_NCTF38 AA16 Y16 J37 VCC_NCTF58 VCCAUX_NCTF39 H37 VCC_NCTF59 VCCAUX_NCTF40 W16 G37 VCC_NCTF60 VCCAUX_NCTF41 V16 F37 VCC_NCTF61 VCCAUX_NCTF42 U16 D37 VCC_NCTF62 VCCAUX_NCTF43 T16 AY36 VCC_NCTF63 VCCAUX_NCTF44 R16 AW36 VCC_NCTF64 VCCAUX_NCTF45 AG15 AN36 VCC_NCTF65 VCCAUX_NCTF46 AF15 AH36 VCC_NCTF66 VCCAUX_NCTF47 AE15 AG36 VCC_NCTF67 VCCAUX_NCTF48 AD15 AC15 AF36 VCC_NCTF68 VCCAUX_NCTF49 AE36 VCC_NCTF69 VCCAUX_NCTF50 AB15 AC36 VCC_NCTF70 VCCAUX_NCTF51 AA15 C36 VCC_NCTF71 VCCAUX_NCTF52 Y15 B36 VCC_NCTF72 VCCAUX_NCTF53 W15 BA35 VCCAUX_NCTF54 V15 AV35 VCCAUX_NCTF55 U15 AR35 VCCAUX_NCTF56 T15 AH35 VCCAUX_NCTF57 R15 AB35 CALISTOGA KI.94501.006 AA35 Y35 W35 V35 T35 R35 P35 N35 C273 C276 C265 C287 C264 C270 C282 TC13 M35 ST220U2VBM-3GP SC10U10V5ZY-1GP SCD1U10V2KX-4GP SCD1U10V2KX-4GP L35 SC10U10V5ZY-1GP SCD1U10V2KX-4GP SCD1U10V2KX-4GP SCD1U10V2KX-4GP J35 H35 G35 Place these Caps close VCC_0 ~ VCC_110 F35 D35 AN34 1D8V_S3 U39F AD27 AC27 AB27 AA27 Y27 W27 V27 U27 T27 R27 AD26 AC26 AB26 AA26 Y26 W26 V26 U26 T26 R26 AD25 AC25 AB25 AA25 Y25 W25 V25 U25 T25 R25 AD24 AC24 AB24 AA24 Y24 W24 V24 U24 T24 R24 AD23 V23 U23 T23 R23 AD22 V22 U22 T22 R22 AD21 V21 U21 T21 R21 AD20 V20 U20 T20 R20 AD19 V19 U19 T19 AD18 AC18 AB18 AA18 Y18 W18 V18 U18 T18 1 1 1 2 2 2 NCTF VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96 VSS E VSS_97 VSS_98 VSS_99 VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 AK34 AG34 AF34 AE34 AC34 C34 AW33 AV33 AR33 AE33 AB33 Y33 V33 T33 R33 M33 H33 G33 F33 D33 B33 AH32 AG32 AF32 AE32 AC32 AB32 G32 B32 AY31 AV31 AN31 AJ31 AG31 AB31 Y31 AB30 E30 AT29 AN29 AB29 T29 N29 K29 G29 E29 C29 B29 A29 BA28 AW28 AU28 AP28 AM28 AD28 AC28 W28 J28 E28 AP27 AM27 AK27 J27 G27 F27 C27 B27 AN26 M26 K26 F26 D26 AK25 P25 K25 H25 E25 D25 A25 BA24 AU24 AL24 AW23 U39J AT23 AN23 AM23 AH23 AC23 W23 K23 J23 F23 C23 AA22 K22 G22 F22 E22 D22 A22 BA21 AV21 AR21 AN21 AL21 AB21 Y21 P21 K21 J21 H21 C21 AW20 AR20 AM20 AA20 K20 B20 A20 AN19 AC19 W19 K19 G19 C19 AH18 P18 H18 D18 A18 AY17 AR17 AP17 AM17 AK17 AV16 AN16 AL16 J16 F16 C16 AN15 AM15 AK15 N15 M15 L15 B15 A15 BA14 AT14 AK14 AD14 AA14 U14 K14 H14 E14 AV13 AR13 AN13 AM13 AL13 AG13 P13 F13 D13 B13 AY12 AC12 K12 H12 E12 AD11 AA11 Y11 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199 VSS_200 VSS_201 VSS_202 VSS_203 VSS_204 VSS_205 VSS_206 VSS_207 VSS_208 VSS_209 VSS_210 VSS_211 VSS_212 VSS_213 VSS_214 VSS_215 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 VSS_221 VSS_222 VSS_223 VSS_224 VSS_225 VSS_226 VSS_227 VSS_228 VSS_229 VSS_230 VSS_231 VSS_232 VSS_233 VSS_234 VSS_235 VSS_236 VSS_237 VSS_238 VSS_239 VSS_240 VSS_241 VSS_242 VSS_243 VSS_244 VSS_245 VSS_246 VSS_247 VSS_248 VSS_249 VSS_250 VSS_251 VSS_252 VSS_253 VSS_254 VSS_255 VSS_256 VSS_257 VSS_258 VSS_259 VSS_260 VSS_261 VSS_262 VSS_263 VSS_264 VSS_265 VSS_266 VSS_267 VSS_268 VSS_269 VSS_270 VSS_271 VSS_272 CALISTOGA C302 C303 DY C301 C304 C677 B C J11 D11 B11 AV10 AP10 AL10 AJ10 AG10 AC10 W10 U10 BA9 AW9 AR9 AH9 AB9 Y9 R9 G9 E9 A9 AG8 AD8 AA8 U8 K8 C8 BA7 AV7 AP7 AL7 AJ7 AH7 AF7 AC7 R7 G7 D7 AG6 AD6 AB6 Y6 U6 N6 K6 H6 B6 AV5 AF5 AD5 AY4 AR4 AP4 AL4 AJ4 Y4 U4 R4 J4 F4 C4 AY3 AW3 AV3 AL3 AH3 AG3 AF3 AD3 AC3 AA3 G3 AT2 AR2 AP2 AK2 AJ2 AD2 AB2 Y2 U2 T2 N2 J2 H2 F2 C2 AL1 KI.94501.006 Wistron Corporation C295 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title GMCH (5 of 5) Size Document Number Rev MP MYALL2 Date: Friday, March 24, 2006 A VSS VSS_273 VSS_274 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VSS_281 VSS_282 VSS_283 VSS_284 VSS_285 VSS_286 VSS_287 VSS_288 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS_295 VSS_296 VSS_297 VSS_298 VSS_299 VSS_300 VSS_301 VSS_302 VSS_303 VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_319 VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325 VSS_326 VSS_327 VSS_328 VSS_329 VSS_330 VSS_331 VSS_332 VSS_333 VSS_334 VSS_335 VSS_336 VSS_337 VSS_338 VSS_339 VSS_340 VSS_341 VSS_342 VSS_343 VSS_344 VSS_345 VSS_346 VSS_347 VSS_348 VSS_349 VSS_350 VSS_351 VSS_352 VSS_353 VSS_354 VSS_355 VSS_356 VSS_357 VSS_358 VSS_359 VSS_360 KI.94501.006 SCD1U16V2ZY-2GP C679 SCD1U16V2ZY-2GP C678 SCD1U16V2ZY-2GP C299 SCD1U16V2ZY-2GP DY SCD1U10V2KX-4GP CALISTOGA KI.94501.006 C680 SCD1U10V2KX-4GP TC5 SCD1U10V2KX-4GP CALISTOGA SCD1U10V2KX-4GP VCC VCC_SM_0 VCC_SM_1 VCC_SM_2 VCC_SM_3 VCC_SM_4 VCC_SM_5 VCC_SM_6 VCC_SM_7 VCC_SM_8 VCC_SM_9 VCC_SM_10 VCC_SM_11 VCC_SM_12 VCC_SM_13 VCC_SM_14 VCC_SM_15 VCC_SM_16 VCC_SM_17 VCC_SM_18 VCC_SM_19 VCC_SM_20 VCC_SM_21 VCC_SM_22 VCC_SM_23 VCC_SM_24 VCC_SM_25 VCC_SM_26 VCC_SM_27 VCC_SM_28 VCC_SM_29 VCC_SM_30 VCC_SM_31 VCC_SM_32 VCC_SM_33 VCC_SM_34 VCC_SM_35 VCC_SM_36 VCC_SM_37 VCC_SM_38 VCC_SM_39 VCC_SM_40 VCC_SM_41 VCC_SM_42 VCC_SM_43 VCC_SM_44 VCC_SM_45 VCC_SM_46 VCC_SM_47 VCC_SM_48 VCC_SM_49 VCC_SM_50 VCC_SM_51 VCC_SM_52 VCC_SM_53 VCC_SM_54 VCC_SM_55 VCC_SM_56 VCC_SM_57 VCC_SM_58 VCC_SM_59 VCC_SM_60 VCC_SM_61 VCC_SM_62 VCC_SM_63 VCC_SM_64 VCC_SM_65 VCC_SM_66 VCC_SM_67 VCC_SM_68 VCC_SM_69 VCC_SM_70 VCC_SM_71 VCC_SM_72 VCC_SM_73 VCC_SM_74 VCC_SM_75 VCC_SM_76 VCC_SM_77 VCC_SM_78 VCC_SM_79 VCC_SM_80 VCC_SM_81 VCC_SM_82 VCC_SM_83 VCC_SM_84 VCC_SM_85 VCC_SM_86 VCC_SM_87 VCC_SM_88 VCC_SM_89 VCC_SM_90 VCC_SM_91 VCC_SM_92 VCC_SM_93 VCC_SM_94 VCC_SM_95 VCC_SM_96 VCC_SM_97 VCC_SM_98 VCC_SM_99 VCC_SM_100 VCC_SM_101 VCC_SM_102 VCC_SM_103 VCC_SM_104 VCC_SM_105 VCC_SM_106 VCC_SM_107 AU41 AT41 AM41 AU40 BA34 AY34 AW34 AV34 AU34 AT34 AR34 BA30 AY30 AW30 AV30 AU30 AT30 AR30 AP30 AN30 AM30 AM29 AL29 AK29 AJ29 AH29 AJ28 AH28 AJ27 AH27 BA26 AY26 AW26 AV26 AU26 AT26 AR26 AJ26 AH26 AJ25 AH25 AJ24 AH24 BA23 AJ23 BA22 AY22 AW22 AV22 AU22 AT22 AR22 AP22 AK22 AJ22 AK21 AK20 BA19 AY19 AW19 AV19 AU19 AT19 AR19 AP19 AK19 AJ19 AJ18 AJ17 AH17 AJ16 AH16 BA15 AY15 AW15 AV15 AU15 AT15 AR15 AJ15 AJ14 AJ13 AH13 AK12 AJ12 AH12 AG12 AK11 BA8 AY8 AW8 AV8 AT8 AR8 AP8 BA6 AY6 AW6 AV6 AT6 AR6 AP6 AN6 AL6 AK6 AJ6 AV1 AJ1 SCD1U10V2KX-4GP 1 VCC_0 VCC_1 VCC_2 VCC_3 VCC_4 VCC_5 VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12 VCC_13 VCC_14 VCC_15 VCC_16 VCC_17 VCC_18 VCC_19 VCC_20 VCC_21 VCC_22 VCC_23 VCC_24 VCC_25 VCC_26 VCC_27 VCC_28 VCC_29 VCC_30 VCC_31 VCC_32 VCC_33 VCC_34 VCC_35 VCC_36 VCC_37 VCC_38 VCC_39 VCC_40 VCC_41 VCC_42 VCC_43 VCC_44 VCC_45 VCC_46 VCC_47 VCC_48 VCC_49 VCC_50 VCC_51 VCC_52 VCC_53 VCC_54 VCC_55 VCC_56 VCC_57 VCC_58 VCC_59 VCC_60 VCC_61 VCC_62 VCC_63 VCC_64 VCC_65 VCC_66 VCC_67 VCC_68 VCC_69 VCC_70 VCC_71 VCC_72 VCC_73 VCC_74 VCC_75 VCC_76 VCC_77 VCC_78 VCC_79 VCC_80 VCC_81 VCC_82 VCC_83 VCC_84 VCC_85 VCC_86 VCC_87 VCC_88 VCC_89 VCC_90 VCC_91 VCC_92 VCC_93 VCC_94 VCC_95 VCC_96 VCC_97 VCC_98 VCC_99 VCC_100 VCC_101 VCC_102 VCC_103 VCC_104 VCC_105 VCC_106 VCC_107 VCC_108 VCC_109 VCC_110 SC10U10V5ZY-1GP 2 D U39I C B U39G AA33 W33 P33 N33 L33 J33 AA32 Y32 W32 V32 P32 N32 M32 L32 J32 AA31 W31 V31 T31 R31 P31 N31 M31 AA30 Y30 W30 V30 U30 T30 R30 P30 N30 M30 L30 AA29 Y29 W29 V29 U29 R29 P29 M29 L29 AB28 AA28 Y28 V28 U28 T28 R28 P28 N28 M28 L28 P27 N27 M27 L27 P26 N26 L26 N25 M25 L25 P24 N24 M24 AB23 AA23 Y23 P23 N23 M23 L23 AC22 AB22 Y22 W22 P22 N22 M22 L22 AC21 AA21 W21 N21 M21 L21 AC20 AB20 Y20 W20 P20 N20 M20 L20 AB19 AA19 Y19 N19 M19 L19 N18 M18 L18 P17 N17 M17 N16 M16 L16 ST220U2VBM-3GP 1D05V_S0 D Sheet E 10 of 57 A B C D E Adaptor in to generate DCBATOUT AD+ DC1 AD_JK 1 C466 SCD01U50V3KX-4GP 100KR2J-1-GP 2 C474 SC1U50V5ZY-1-GP AD+_2 OUT E AO4411-1-GP ID = -10A/70deg Rds(ON) = 24mohm SO-8 C PDTA124EU-1-GP Q22 C471 SCD1U50V3ZY-GP R324 56KR3F-GP R1 R1 B 22.10037.C61 R2 DC-JACK116-GP MH1 R323 D D D D 1 U19 S S S G R2 Q23 CHDTC124EU-1GP D26 BAV99PT-GP-U D27 BAV99PT-GP-U 31 31 31 BAT_SDA BAT_SCL BAT_IN# DY 3 R321 1KR2J-1-GP BATTERY CONNECTOR 2 1 AD_OFF GND IN 31 3D3V_AUX_S5 DY BATA_SDA_1 27R3F-GP BATA_SCL_1 R332 27R3F-GP R331 BAT1 2 2 1 2 EC31 EC29 SC10P50V2JN-4GP EC33 SC1000P50V3JN-GP DY EC34 SCD1U50V3ZY-GP SC1000P50V3JN-GP EC35 SCD1U50V3ZY-GP DY SC10P50V2JN-4GP EC30 BT+ SYN-CON7-16-GP-U1 20.80697.007 om Wistron Corporation ho tm l.c 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C C xa he Document Number Date: Thursday, March 30, 2006 B in AD/BATT CONN Size A f@ Title D MYALL2 Sheet Rev MP 43 of E 57 1 1 34.4A908.001 H27 HOLE H31 HOLE 1 H41 HOLE H34 H23 HOLE 1 H20 HOLE H25 HOLE H26 H11 HOLE H19 HOLE H16 1 1 1 H17 HOLE 1 1 H21 HOLE 34.4A904.001 H42 HOLE H15 HOLE 34.4A905.001 H3 HOLE H39 HOLE H14 HOLE 34.4A906.001 H33 HOLE H38 HOLE H10 H13 HOLE 34.4A905.001 34.4A903.001 H29 HOLE 1 34.4A908.001 H12 HOLE H36 HOLE H35 H7 H8 HOLE 1 H37 HOLE H30 H32 H40 HOLE H5 HOLE 34.4A902.001 D H28 HOLE H6 HOLE 1 H9 HOLE 34.4A902.001 H4 HOLE 1 H2 HOLE H1 HOLE H22 HOLE 1 H24 HOLE H18 HOLE D C C SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP EC24 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP EC43 SCD1U16V2ZY-2GP 5V_S5 EC41 SCD1U16V2ZY-2GP EC89 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP EC88 SCD1U16V2ZY-2GP EC87 SCD1U16V2ZY-2GP EC86 SCD1U16V2ZY-2GP EC85 SCD1U16V2ZY-2GP EC84 SCD1U16V2ZY-2GP EC83 SCD1U16V2ZY-2GP EC82 SCD1U16V2ZY-2GP EC81 SCD1U16V2ZY-2GP EC80 SCD1U16V2ZY-2GP DDR_VREF_S0 2 SCD1U16V2ZY-2GP 2 SCD1U16V2ZY-2GP 1D8V_S3 EC79 EC49 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP B EC48 1D05V_S0 EC10 1 EC78 SCD1U16V2ZY-2GP EC77 SCD1U16V2ZY-2GP EC76 SCD1U16V2ZY-2GP EC75 SCD1U16V2ZY-2GP EC44 SCD1U16V2ZY-2GP EC62 SCD1U16V2ZY-2GP 2 EC61 SCD1U16V2ZY-2GP GND1 GND2 GND3 SPRING-23-GP SPRING-23-GP SPRING-23-GP VCC_CORE_S0 5V_S0 EC37 B EC7 G72 SCD1U16V2ZY-2GP EC8 SCD1U16V2ZY-2GP EC74 SCD1U16V2ZY-2GP EC73 SCD1U16V2ZY-2GP 1 EC72 SCD1U16V2ZY-2GP EC71 SCD1U16V2ZY-2GP EC58 SCD1U16V2ZY-2GP EC60 SCD1U16V2ZY-2GP EC59 SCD1U16V2ZY-2GP EC22 SCD1U16V2ZY-2GP EC25 NVVDD_S0 EC39 2 3D3V_S0 EC18 SCD1U16V2ZY-2GP EC5 SCD1U16V2ZY-2GP EC36 SCD1U16V2ZY-2GP 1 EC9 SCD1U16V2ZY-2GP EC11 SCD1U16V2ZY-2GP EC17 SCD1U16V2ZY-2GP EC28 SCD1U16V2ZY-2GP EC54 SCD1U16V2ZY-2GP EC40 SCD1U16V2ZY-2GP EC38 2 DCBATOUT EC90 SCD1U16V2ZY-2GP EMI A A Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size Document Number Date: Friday, March 24, 2006 EMI Rev MYALL2 Sheet MP 44 of 57 1D2V_PWR 2 G72 Voutsetting=1.2V 51124_DRVL1 51124_GND U79 G72 FDS6612A-1-GP 1D05V_PWR C827 G72 C828 G72 1D05V Iomax=7A OCP>14A Voutsetting=1.051V L45 G72 IND-2D2UH-46-GP 51124_DRVH2 51124_LL2 G72 51124_DRVL2 R631 G72 75KR3F-GP TC42 G72 SE330U2VDM-4-GP NIPPON 680uF 2.5V ESR=13m R632 G72 C831 G72 0R3J-3-GP SCD1U50V3ZY-GP 51124_LL2 51124_VBST2 251124_LL2_1 TC41 DY 51124_VFB2 R629 2 SC33P50V3JN-GP S S S G 51124_GND 51124_GND R630 G72 C830 G72 0R3J-3-GP SCD1U50V3ZY-GP 51124_LL1 51124_LL1_1 51124_VBST1 2 DY SE330U2VDM-4-GP C829 U80 G72 FDS6690DS-GP 30K1R3F-GP R628 G72 20KR3F-GP Vout=0.75V*(R1+R2)/R2 51124_GND G121 G72 GAP-CLOSE-PWR NVVDD_S0 G40 1D05V_PWR 51124_GND 51124_DRVL2 51124_DRVL1 2 24 DCBATOUT_51124 51124_TRIP2 B C D D D D R627 G72 20KR3F-GP G72 R624 0R0402-PAD 18 13 25 51124_DRVH1 51124_DRVH2 51124_TRIP1 G72 GAP-CLOSE-PWR G137 GAP-CLOSE-PWR PGND1 PGND2 GND GND 19 12 22 17 14 51124_GND G72 GAP-CLOSE-PWR G136 NIPPON 220uF ESR=15mohm 21 10 DRVH1 DRVH2 S S S G 51124_GND GAP-CLOSE-PWR G135 D R625 DY 10KR2F-2-GP 51124_V5FILT 51124_TONSEL C826 DY SCD01U50V2KX-1GP TRIP1 TRIP2 LL1 LL2 2 20 11 SC10U35V0ZY-1GP C825 DY SCD01U50V2KX-1GP EN1 EN2 TONSEL D D D D 51124_LL1 51124_LL2 23 G72 TPS51124RGER-GPU1 51124_EN1_1 51124_EN2_1 V5FILT V5IN G72 GAP-CLOSE-PWR G134 Vout=0.75V*(R1+R2)/R2 SC10U35V0ZY-1GP R623 0R0402-PAD 2 R626 0R0402-PAD 15 16 G72 GAP-CLOSE-PWR G133 51124_GND 51124_V5FILT TC40 G72 SE220U6D3VM-4GP R619 G72 30K1R3F-GP R622 DY 0R2J-2-GP PGOOD1 PGOOD2 51124_GND G72 VO1 VO2 G72 U6 VBST1 VBST2 C824 SC1U10V3ZY-6GP VFB1 VFB2 G72 G72 DRVL1 DRVL2 1D05V_PWR 1D2V_PWR 51124_VFB2 51124_VFB1 C823 SC4D7U10V5ZY-3GP R620 3D3R3J-L-GP 51124_PGD1 51124_PGD2 R621 DY 0R2J-2-GP DY 51124_VFB1 C822 R618 DY 1KR3F-GP S S S G R617 G72 18KR3-GP U77 G72 FDS6690DS-GP 5V_S5 PM_SLP_S3# PM_SLP_S3# C820 1D2V Iomax=5A OCP>12A SC33P50V3JN-GP D D D D G72 3D3V_S0 16,18,31,35,40,41,56 16,18,31,35,40,41,56 L44 G72 IND-4D7UH-88-GP 51124_DRVH1 51124_LL1 GAP-CLOSE-PWR C C821 G72 G132 1D2V_PWR G72 S S S G GAP-CLOSE-PWR G56 D D D D G72 GAP-CLOSE-PWR G59 U76 G72 FDS6612A-1-GP G72 GAP-CLOSE-PWR G57 SC10U35V0ZY-1GP G72 SC10U35V0ZY-1GP 1D2V_S0 DCBATOUT_51124 GAP-CLOSE-PWR G58 D DCBATOUT_51124 G60 DCBATOUT G72 GAP-CLOSE-PWR G43 G72 GAP-CLOSE-PWR G46 G72 GAP-CLOSE-PWR G34 G72 GAP-CLOSE-PWR G31 G72 GAP-CLOSE-PWR G28 G72 GAP-CLOSE-PWR G37 G72 GAP-CLOSE-PWR G120 G72 B GAP-CLOSE-PWR Panasonic V Size 330uF 2V ESR=9mohm, Iripple=3.0A 51124_GND om l.c A tm Wistron Corporation f@ ho 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 230k/CH1 283k/CH2 283k/CH1 346k/CH2 346k/CH1 423k/CH2 TPS51124 / NVDD/1D2V xa V5FILT Size TONSEL he OPEN in Title GND Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 Sheet 45 of 57 A 1 OF 14 PEG_TXP10 PEG_TXN10 PEG_RXP11 PEG_RXN11 PEG_TXP11 PEG_TXN11 PEG_RXP12 PEG_RXN12 PEG_TXP12 PEG_TXN12 PEG_RXP13 PEG_RXN13 PEG_TXP13 PEG_TXN13 PEG_RXP14 PEG_RXN14 A PEG_TXP14 PEG_TXN14 PEG_RXP15 PEG_RXN15 PEG_TXP15 PEG_TXN15 PEX_TX9 PEX_TX9# G72 AK22 AK23 PEX_RX9 PEX_RX9# AG23 AH23 PEX_TX10 PEX_TX10# G72 C568 SCD1U10V2KX-5GPPEX_TX10 C567 SCD1U10V2KX-5GPPEX_TX10# G72 AL23 AL24 PEX_RX10 PEX_RX10# AK24 AJ24 PEX_TX11 PEX_TX11# AM24 AM25 PEX_RX11 PEX_RX11# AJ25 AH25 PEX_TX12 PEX_TX12# G72 C198 SCD1U10V2KX-5GPPEX_TX11 C197 SCD1U10V2KX-5GPPEX_TX11# G72 G72 C565 SCD1U10V2KX-5GPPEX_TX12 C566 SCD1U10V2KX-5GPPEX_TX12# G72 AK25 AK26 PEX_RX12 PEX_RX12# AH26 AG26 PEX_TX13 PEX_TX13# G72 C196 SCD1U10V2KX-5GPPEX_TX13 C195 SCD1U10V2KX-5GPPEX_TX13# G72 AL26 AL27 PEX_RX13 PEX_RX13# AK27 AJ27 PEX_TX14 PEX_TX14# AM27 AM28 PEX_RX14 PEX_RX14# AJ28 AH27 PEX_TX15 PEX_TX15# AL28 AL29 PEX_RX15 PEX_RX15# G72 C564 SCD1U10V2KX-5GPPEX_TX14 C563 SCD1U10V2KX-5GPPEX_TX14# G72 G72 C194 SCD1U10V2KX-5GPPEX_TX15 C193 SCD1U10V2KX-5GPPEX_TX15# G72 1 2 1 2 2 2 2 2 TC36 ST220U6D3VDM-13GP G72 C120 G72 C SC1U10V3ZY G72 C106 SCD01U25V2KX-3GP C114 SCD01U25V2KX-3GP 2 C124 SCD01U25V2KX-3GP C118 SCD01U25V2KX-3GP G72 SC1U10V3ZY G72 G72 C107 ST220U6D3VDM-13GP 2 1 2 2 1 1 1 G72 SC100P50V2JN-U G72 PLACE NEAR BALLS G72 PEX_PLLAVDD PEX_PLLDVDD PEX_PLLGND AF15 AE15 AE16 C141 C104 SCD1U10V2MX-3GP SC1U10V3ZY G72 G72 C129 SC4700P50V3KX-1GP C138 G72 SCD022U16V2KX-3GP AC11 AC12 AC24 AD24 AE11 AE12 H7 J7 K7 L10 L7 L8 M10 3D3V_S0 VDD33_0 VDD33_1 VDD33_2 VDD33_3 VDD33_4 VDD33_5 VDD33_6 VDD33_7 VDD33_8 VDD33_9 VDD33_10 VDD33_11 VDD33_12 PLACE NEAR GPU G72 PEX_PLLAVDD C581 SC1U10V3ZY G72 C579 SCD01U25V2KX-3GP G72 G72 BLM18BB221SN1D-GP G72 C582 C580 SCD1U10V2MX-3GP SC4D7U6D3V3KX-GP G72 1D2V_S0 L9 PEX_PLLDVDD C151 SC1U10V3ZY G72 C158 SCD01U25V2KX-3GP G72 G72 PLACE NEAR BALLS NC#AM10 NC#AM8 NC#AM9 NC#B32 NC#J6 B 1D2V_S0 L27 PEX_RX8 PEX_RX8# AJ22 AH22 C111 SCD01U25V2KX-3GP C109 AM21 AM22 G72 C199 SCD1U10V2KX-5GPPEX_TX9 C200 SCD1U10V2KX-5GPPEX_TX9# G72 PEX_TX8 PEX_TX8# G72 SC1U10V3ZY G72 SC100P50V2JN-U AK21 AJ21 G72 C570 SCD1U10V2KX-5GPPEX_TX8 C569 SCD1U10V2KX-5GPPEX_TX8# C611 C101 PEX_RX7 PEX_RX7# PEX_TX7 PEX_TX7# AL20 AL21 G72 AG21 AH21 G72 C202 SCD1U10V2KX-5GPPEX_TX7 C201 SCD1U10V2KX-5GPPEX_TX7# G72 PEX_RX6 PEX_RX6# AK19 AK20 G72 2 PEX_TX6 PEX_TX6# SC100P50V2JN-U TC35 G72SC220P50V2KX-3GP PEG_RXP10 PEG_RXN10 AG20 AH20 G72 C572 SCD1U10V2KX-5GPPEX_TX6 C571 SCD1U10V2KX-5GPPEX_TX6# G72 C131 G72 C132 BLM18BB221SN1D-GP PEG_TXP9 PEG_TXN9 PEX_RX5 PEX_RX5# P20 T20 T23 U20 U23 W20 SC100P50V2JN-U PEG_RXP9 PEG_RXN9 AM18 AM19 G72 VDD_LP_0 VDD_LP_1 VDD_LP_2 VDD_LP_3 VDD_LP_4 VDD_LP_5 C123 C112 SC220P50V2KX-3GP G72SC220P50V2KX-3GP G72 PEG_TXP8 PEG_TXN8 PEX_TX5 PEX_TX5# 1D2V_S0 C55 G72 C99 PEG_RXP8 PEG_RXN8 B PEX_RX4 PEX_RX4# AJ19 AH19 G72 C204 SCD1U10V2KX-5GPPEX_TX5 C203 SCD1U10V2KX-5GPPEX_TX5# C115 G72 PEG_TXP7 PEG_TXN7 AL17 AL18 G72 BLM18BB221SN1D-GP DY C117 PEG_RXP7 PEG_RXN7 PEX_TX4 PEX_TX4# G72 SC220P50V2KX-3GP PEG_TXP6 PEG_TXN6 AK18 AJ18 G72 C573 SCD1U10V2KX-5GPPEX_TX4 C574 SCD1U10V2KX-5GPPEX_TX4# C605 G72SC220P50V2KX-3GP G72 G72 PEG_RXP6 PEG_RXN6 PEX_RX3 PEX_RX3# C95 PEG_TXP5 PEG_TXN5 PEX_TX3 PEX_TX3# AK16 AK17 G72 C133 PEG_RXP5 PEG_RXN5 PEX_RX2 PEX_RX2# G72 SC220P50V2KX-3GP PEG_TXP4 PEG_TXN4 AL15 AL16 AG18 AH18 G72 C206 SCD1U10V2KX-5GPPEX_TX3 C205 SCD1U10V2KX-5GPPEX_TX3# G72 C603 NVVDD_S0 PEG_RXP4 PEG_RXN4 G72 G72 PEG_TXP3 PEG_TXN3 PEX_TX2 PEX_TX2# U13 U14 U15 U18 U19 V16 V17 W13 W14 W16 W17 W19 Y13 Y14 Y16 Y17 Y19 Y20 PEG_RXP3 PEG_RXN3 AG17 AH17 G72 C576 SCD1U10V2KX-5GPPEX_TX2 C575 SCD1U10V2KX-5GPPEX_TX2# VDD_20 VDD_21 VDD_22 VDD_23 VDD_24 VDD_25 VDD_26 VDD_27 VDD_28 VDD_29 VDD_30 VDD_31 VDD_32 VDD_33 VDD_34 VDD_35 VDD_36 VDD_37 PEG_TXP2 PEG_TXN2 PEX_RX1 PEX_RX1# PEG_RXP2 PEG_RXN2 PEX_TX1 PEX_TX1# AM14 AM15 G72 C PEX_RX0 PEX_RX0# PEG_TXP1 PEG_TXN1 AK13 AK14 AH16 AG16 G72 C208 SCD1U10V2KX-5GPPEX_TX1 C207 SCD1U10V2KX-5GPPEX_TX1# PEG_RXP[15 0] PEG_RXP1 PEG_RXN1 G72 G72 G72 PEG_RXN[15 0] PEG_TXP0 PEG_TXN0 PEX_TX0 PEX_TX0# C130 SCD47U25V5KX-2GP C159 SC4D7U6D3V3KX-GP PEG_RXP[15 0] PEG_TXP[15 0] AJ15 AK15 G72 C578 SCD1U10V2KX-5GPPEX_TX0 C577 SCD1U10V2KX-5GPPEX_TX0# C167 SCD1U10V2MX-3GP PEG_RXN[15 0] PEG_TXN[15 0] PEX_REFCLK PEX_REFCLK# 1D2V_S0 SC10U10V6ZY-U PEG_TXP[15 0] PEX_TSTCLK_OUT PEX_TSTCLK_OUT# AH14 AJ14 TC34 G72 ST150U6D3VDML3GP D SC4D7U6D3V3KX-GP PEG_TXN[15 0] PEG_RXP0 PEG_RXN0 AM12 AM11 VDD_0 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 VDD_10 VDD_11 VDD_12 VDD_13 VDD_14 VDD_15 VDD_16 VDD_17 VDD_18 VDD_19 C586 G72 SC4D7U6D3V3KX-GP L4 C163 SCD1U10V2MX-3GP 1 CLK_PCIE_PEG CLK_PCIE_PEG# CLK_PCIE_PEG CLK_PCIE_PEG# RFU0 RFU1 K16 K17 N13 N14 N16 N17 N19 N20 P13 P14 P16 P17 P19 R16 R17 T13 T14 T15 T18 T19 G72 PLACE NEAR BALLS SCD1U10V2MX-3GP TP18 TPAD30 TP11 TPAD30 AG12 AH13 1 G72 SC1U16V3KX-2GP TP12 TPAD30 TP15 TPAD30 PEX_RST# G72 KBC GPIO5 PEX_RST# AH15 G72 C143 SC1U16V3KX-2GP R312 DY 0R2J-2-GP AC16 AC17 AC21 AC22 AE18 AE21 AE22 AF12 AF18 AF21 AF22 C142 SC1U16V3KX-2GP R137 DY 0R2J-2-GP 31 GMODULE_RST# PEX_IOVDDQ_0 PEX_IOVDDQ_1 PEX_IOVDDQ_2 PEX_IOVDDQ_3 PEX_IOVDDQ_4 PEX_IOVDDQ_5 PEX_IOVDDQ_6 PEX_IOVDDQ_7 PEX_IOVDDQ_8 PEX_IOVDDQ_9 PEX_IOVDDQ_10 C156 SCD1U10V2MX-3GP R307 G72 10KR2J-3-GP PLACE NEAR GPU 1D2V_S0 C166 SCD1U10V2MX-3GP U16D TSAHCT125PW-GP D AD23 AF23 AF24 AF25 AG24 AG25 11 PLACE NEAR BALLS PEX_IOVDD_0 PEX_IOVDD_1 PEX_IOVDD_2 PEX_IOVDD_3 PEX_IOVDD_4 PEX_IOVDD_5 12 R309 G72 5K1R2F-2-GP 2 13 U30A PLT_RST1# 7,16,18,22,26,31,32,34,51 R140 G72 0R2J-2-GP 14 5V_S0 G72 C140 C144 SCD1U10V2MX-3GP SC4D7U6D3V3KX-GP G72 PLACE NEAR GPU AM10 AM8 AM9 B32 J6 A Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title G72 Size G72M PCIE Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 Sheet 46 of 57 2 3D3V_S0 L13 BLM18BB221SN1D-GP OF 14 2004/11/10 ADD 220 Ohm at 100MHz DACA_VDD DACA_VREF AH10 DACA_VREF DACA_RSET AH9 DACA_RSET I2CA_SCL I2CA_SDA K2 J3 1 AF10 AK10 HSYNC VSYNC DACA_RED AH11 CRT_RED 14 DACA_GREEN AJ12 CRT_GREEN 14 DACA_BLUE AH12 14 14 14 14 D R71 124R2F-U-GP G72 CRT_BLUE 14 3D3V_S0 R115 G72 150R2F-1-GP AG9 R111 G72 150R2F-1-GP R114 G72 150R2F-1-GP 50 ohm trace to filter 2 G72 37.5 ohm trace to 150R resistor L8 BLM18BB221SN1D-GP CLOSE TO G72 OF 14 2004/11/10 ADD 220 Ohm at 100MHz DACB_VDD DACB_VREF R5 DACB_VREF DACB_RSET R7 DACB_RSET G72 DACB_RED R6 G72_TV_CRMA 14 DACB_GREEN T5 G72_TV_LUMA 14 DACB_BLUE T6 DACB_IDUMP V7 R80 150R2F-1-GP G72 G72 G72 C R82 150R2F-1-GP G72 R81 150R2F-1-GP C G72_TV_COMP 14 G72 R116 124R2F-U-GP 2 V8 C105 SCD01U25V2KX-3GP SC4700P50V2KX SC4D7U6D3V3KX-GP C135 G72 SC470P50V-GP G72 C157 G72 C223 1 U30H DACB_VDD G72 G72_CRT_EDID_CLK G72_CRT_EDID_DAT DACA_HSYNC DACA_VSYNC DACA_IDUMP G72 G72 G72 I2CA_SCL I2CA_SDA 1 AD10 C211 C222 G72 SC470P50V-GP SCD01U25V2KX-3GP G72 SC4700P50V2KX SC4D7U6D3V3KX-GP D C121 G72 1 C134 R67 33R2J-2-GP R64 33R2J-2-GP U30F DACA_VDD G72 CLOSE TO G72 OF 14 R97 G72 10KR2F-2-GP U30G AD7 DACC_VDD AH4 DACC_VREF AF5 DACC_RSET I2CB_SCL I2CB_SDA H4 J4 DACC_HSYNC DACC_VSYNC AG7 AG5 DACC_RED AF6 DACC_GREEN AG6 DACC_BLUE AE5 DACC_IDUMP AG4 G72 B B 2D5V_S0 13 OF 14 2004/11/10 ADD 220 Ohm at 100MHz T1 XTALOUTBUFF T2 BXTALOUT XTALIN XTALOUT U2 XTALOUT R358 G72 330R2J-3-GP 2 C110 G72 X3 10MIL_G2G_20MIL C544 G72 SCD1U16V SSFOUT R615 G72 22R2J-2-GP C97 G72 SCD1U16V CLOSE TO U28 G72 SC18P50V2JN-1-GP 10MIL_G2G_20MIL XTAL-27MHZ-16-GP C541 G72 A SC22P50V2JN-4GP Size xa he G72M CRT & TV OUT Document Number Rev MYALL2 Date: Sheet Thursday, March 30, 2006 MP 47 of f@ 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title in Wistron Corporation ho tm A C535 G72 1 SC4700P50V2KX SSFOUT_R om SCD1U10V2MX-3GP l.c G72 C54 G72 SC4D7U6D3V3KX-GP REFOUT VSS XOUT MODOUT XIN/CLKIN VDD G72 G72 C67 3D3V_S0 U28 ASM3P2872AF-060R-GP R356 G72 22R2J-2-GP XTALSSIN XTALIN U1 R360 DY 10KR2J-3-GP Spread Specturm CLOSE TO GPU G72 SSFOUT G72 PLLGND G72 L7 BLM18BB221SN1D-GP 2D5V_S0 PLLVDD DISP_PLLVDD G72 G72 G72 T9 T10 U10 G72 C61 SC1U6D3V2KX-GP SC4700P50V2KX SCD1U10V2MX-3GP SC1U6D3V2KX-GP C62 1 C60 DISP_PLLVDD C116 BLM18BB221SN1D-GP SC4D7U6D3V3KX-GP 1 C56 U30M L5 57 D D OF 14 C561 G72 SCD01U16V2KX-3GP U30I AM4 AL5 2D5V_S0 IFPA_TXC# AJ9 LVDS_TXACLK- LVDS_TXACLK- 13 IFPA_TXC AK9 LVDS_TXACLK+ LVDS_TXACLK+ 13 IFPA_TXD0# IFPA_TXD0 AJ6 AH6 LVDS_TXAOUT0LVDS_TXAOUT0+ LVDS_TXAOUT0- 13 LVDS_TXAOUT0+ 13 IFPA_TXD1# IFPA_TXD1 AH7 AH8 LVDS_TXAOUT1LVDS_TXAOUT1+ LVDS_TXAOUT1- 13 LVDS_TXAOUT1+ 13 IFPA_TXD2# IFPA_TXD2 AK8 AJ8 LVDS_TXAOUT2LVDS_TXAOUT2+ LVDS_TXAOUT2- 13 LVDS_TXAOUT2+ 13 IFPA_TXD3# IFPA_TXD3 AH5 AJ5 IFPB_TXC# IFPB_TXC AL4 AK4 LVDS_TXBCLKLVDS_TXBCLK+ LVDS_TXBCLK- 13 LVDS_TXBCLK+ 13 IFPB_TXD4# IFPB_TXD4 AM5 AM6 LVDS_TXBOUT0LVDS_TXBOUT0+ LVDS_TXBOUT0- 13 LVDS_TXBOUT0+ 13 IFPB_TXD5# IFPB_TXD5 AL7 AM7 LVDS_TXBOUT1LVDS_TXBOUT1+ LVDS_TXBOUT1- 13 LVDS_TXBOUT1+ 13 IFPB_TXD6# IFPB_TXD6 AK5 AK6 LVDS_TXBOUT2LVDS_TXBOUT2+ LVDS_TXBOUT2- 13 LVDS_TXBOUT2+ 13 IFPB_TXD7# IFPB_TXD7 AL8 AK7 IFPC_TXC# IFPC_TXC AM3 AM2 IFPC_TXD0# IFPC_TXD0 AE1 AE2 IFPC_TXD1# IFPC_TXD1 AF2 AF1 IFPC_TXD2# IFPC_TXD2 AH1 AG1 IFPD_TXC# IFPD_TXC AH2 AG3 IFPD_TXD4# IFPD_TXD4 AJ1 AK1 IFPD_TXD5# IFPD_TXD5 AL1 AL2 IFPD_TXD6# IFPD_TXD6 AJ3 AJ2 IFPAB_VPROBE IFPAB_RSET 2005/11/10 CHANGE TO 220 Ohms at 100MHz L11 IFPABPLLVDD AC9 C178 SC4700P50V2KX C177 IFPAB_PLLVDD G72 R394 1KR2F-3-GP SC470P50V2KX SC4D7U6D3V3KX-GP 2 G72 SC4D7U6D3V3KX-GP 1 1 C173 BLM18BB221SN1D-GPC176 AD9 G72 G72 G72 IFPAB_PLLGND G72 1D8V_S0 L10 C170 SC4700P50V2KX SC4D7U6D3V3KX-GP G72 1 C164 C169 AF9 IFPA_IOVDD AF8 IFPB_IOVDD SC470P50V2KX G72 G72 2 SC4700P50V2KX G72 G72 SB C171 SC4D7U6D3V3KX-GP G72 C165 2 C BLM18BB221SN1D-GP 2005/11/10 CHANGE TO 220 Ohms at 100MHz 1 IFPAIOVDD C168 SC470P50V2KX C G72 G72 10 OF 14 U30J AK3 IFPCD_VPROBE AH3 IFPCD_RSET B B AA10 IFPCD_PLLVDD G72_PLLVDD RN7 SRN10KJ-4-GP 2005/11/10 ADD G72 AB10 IFPCD_PLLGND G72_IFPC_IOVDD AD6 IFPC_IOVDD G72_IFPD_IOVDD AE7 IFPD_IOVDD G72 A A Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size G72M LVDS & TMDS Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 Sheet 48 of 57 D D FBAD[63 0] U25 FBAD[63 0] U27 R48 FBACLK0 FBACLK0# BA0 BA1 R2 P7 M2 P3 P8 P2 N7 N3 N8 N2 M7 M3 M8 A12 A11 A10/AP A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 B9 B1 D9 D1 D3 D7 C2 C8 F9 F1 H9 H1 H3 H7 G2 G8 FBAD15 FBAD14 FBAD13 FBAD12 FBAD11 FBAD10 FBAD9 FBAD8 FBAD7 FBAD6 FBAD5 FBAD4 FBAD3 FBAD2 FBAD1 FBAD0 120R2F-GP C * "Place the differential termination resistor at the end of the transmission line" 54 54 G72_64MB K8 J8 CK CK K2 CKE FBA_CS0# L8 CS FBA_WE# K3 WE FBACLK0# FBACLK0 FBA_CKE 50,54 FBA_CKE R54 G72 10KR2J-3-GP 50,54 FBA_CS0# 50,54 FBA_WE# 50,54 FBA_RAS# 50,54 FBA_CAS# 54 54 K7 RAS FBA_CAS# L7 CAS F3 B3 FBADQM0 FBADQM1 ODT 50,54 ODT VDD1 VDD2 VDD3 VDD4 VDD5 LDM UDM K9 ODT 54 54 FBADQSP0 FBADQSN0 F7 E8 LDQS LDQS 54 54 FBADQSP1 FBADQSN1 B7 A8 UDQS UDQS J2 VREF A2 E2 L1 R3 R7 R8 NC#A2 NC#E2 NC#L1 NC#R3 NC#R7 NC#R8 1D8V_S0 FBA_RAS# VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 R70 1KR2F-3-GP G72_64MB R72 1KR2F-3-GP G72_64MB FBAREF0 G72_64MB C59 SCD047U16V3KX-GP FBAD[63 0] 50,54 FBA_A[12 0] 50,54 FBA_A[12 0] 54 54 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 A7 B2 B8 D2 D8 E7 F2 F8 H2 H8 VSS1 VSS2 VSS3 VSS4 VSS5 A3 E3 J3 N1 P9 FBACLK0# FBACLK0 50,54 FBA_CKE 50,54 FBA_CS0# 50,54 FBA_WE# 50,54 FBA_RAS# A1 E1 J9 M9 R1 J1 J7 FBA_BA0 FBA_BA1 L2 L3 BA0 BA1 R2 P7 M2 P3 P8 P2 N7 N3 N8 N2 M7 M3 M8 A12 A11 A10/AP A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 FBACLK0# FBACLK0 K8 J8 CK CK FBA_CKE K2 CKE FBA_CS0# L8 CS FBA_WE# K3 WE FBA_RAS# K7 RAS DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 B9 B1 D9 D1 D3 D7 C2 C8 F9 F1 H9 H1 H3 H7 G2 G8 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 A9 C1 C3 C7 C9 E9 G1 G3 G7 G9 VDD1 VDD2 VDD3 VDD4 VDD5 A1 E1 J9 M9 R1 FBAD31 FBAD30 FBAD29 FBAD28 FBAD27 FBAD26 FBAD25 FBAD24 FBAD23 FBAD22 FBAD21 FBAD20 FBAD19 FBAD18 FBAD17 FBAD16 FBAD[63 0] 50,54 1D8V_S0 1D8V_S0 A9 C1 C3 C7 C9 E9 G1 G3 G7 G9 VDDL VSSDL 50,54 FBA_BA0 50,54 FBA_BA1 FBA_A12 FBA_A11 FBA_A10 FBA_A9 FBA_A8 FBA_A7 FBA_A6 FBA_A5 FBA_A4 FBA_A3 FBA_A2 FBA_A1 FBA_A0 50,54 FBA_CAS# 54 54 G72 FBA_CAS# FBADQM2 FBADQM3 50,54 ODT ODT L7 CAS F3 B3 LDM UDM K9 ODT 54 54 FBADQSP2 FBADQSN2 F7 E8 LDQS LDQS 54 54 FBADQSP3 FBADQSN3 B7 A8 UDQS UDQS J2 VREF A2 E2 L1 R3 R7 R8 NC#A2 NC#E2 NC#L1 NC#R3 NC#R7 NC#R8 FBAREF0 G72 FBA_A12 FBA_A11 FBA_A10 FBA_A9 FBA_A8 FBA_A7 FBA_A6 FBA_A5 FBA_A4 FBA_A3 FBA_A2 FBA_A1 FBA_A0 L2 L3 C100 G72_64MB SCD047U16V3KX-GP FBA_A[12 0] 50,54 FBA_A[12 0] FBA_BA0 FBA_BA1 50,54 FBA_BA0 50,54 FBA_BA1 VDDL VSSDL J1 J7 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 A7 B2 B8 D2 D8 E7 F2 F8 H2 H8 VSS1 VSS2 VSS3 VSS4 VSS5 A3 E3 J3 N1 P9 C HY5PS561621A-33GP HY5PS561621A-33GP 72.55616.A0U 72.55616.A0U G72_64MB G72_64MB Decoupling for left MEMORY Place around the MEM Decoupling for right MEMORY Place around the MEM 1D8V_S0 C127 SCD01U25V2KX-3GP 1 C93 SCD01U25V2KX-3GP C92 SCD1U16V2KX-3GP C90 SCD1U16V2KX-3GP C80 SCD1U16V2KX-3GP C79 SCD1U16V2KX-3GP 1 C82 SCD1U16V2KX-3GP G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB C154 SC4D7U6D3V3KX-GP C52 SCD01U25V2KX-3GP C58 SCD01U25V2KX-3GP C65 SCD01U25V2KX-3GP C66 SCD01U25V2KX-3GP C49 SCD1U16V2KX-3GP C48 SCD1U16V2KX-3GP C50 SCD1U16V2KX-3GP C91 SC4D7U6D3V3KX-GP 1D8V_S0 B G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72_64MB G72M VRAM (1ST 1/2) Document Number xa Rev MP MYALL2 Thursday, March 30, 2006 Sheet 49 of f@ ho tm Size he 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title in Wistron Corporation G72_64MB Date: l.c 2 G72_64MB C181 SC4700P50V2KX-1GP G72_64MB G72_64MB C182 SC1KP16V2KX-GP C185 SC470P50V2KX-3GP G72_64MB C153 SC100P50V2JN-3GP G72_64MB C152 SC4700P50V2KX-1GP G72_64MB C149 SC470P50V2KX-3GP SC100P50V2JN-3GP G72_64MB C126 SC1KP16V2KX-GP 1 C125 A A om B 57 FBA_A[12 0] 49,54 FBA_A[12 0] FBA_A[12 0] 49,54 FBA_A[12 0] FBA_A12 FBA_A11 FBA_A10 FBA_A9 FBA_A8 FBA_A7 FBA_A6 FBA_A1 FBA_A0 FBA_A12 FBA_A11 FBA_A10 FBA_A9 FBA_A8 FBA_A7 FBA_A6 FBA_A1 FBA_A0 D D FBAD[63 0] U33 FBAD[63 0] U31 FBB_A[5 2] FBB_A[5 2] R102 G72_128_256MB 475R2F-L1-GP FBACLK1# FBACLK1 54 54 * "Place the differential termination resistor at the end of the transmission line" FBACLK1# FBACLK1 49,54 FBA_CKE 49,54 FBA_CS0# 49,54 FBA_WE# 49,54 FBA_RAS# C 49,54 FBA_CAS# 54 54 L2 L3 BA0 BA1 FBA_A12 FBA_A11 FBA_A10 FBA_A9 FBA_A8 FBA_A7 FBA_A6 FBB_A5 FBB_A4 FBB_A3 FBB_A2 FBA_A1 FBA_A0 R2 P7 M2 P3 P8 P2 N7 N3 N8 N2 M7 M3 M8 A12 A11 A10/AP A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 FBACLK1# FBACLK1 K8 J8 CK CK FBA_CKE K2 CKE FBA_CS0# L8 CS FBA_WE# K3 WE FBA_RAS# K7 RAS FBA_CAS# L7 CAS F3 B3 LDM UDM FBADQM4 FBADQM6 ODT 49,54 ODT ODT 54 54 FBADQSP4 FBADQSN4 F7 E8 LDQS LDQS 54 54 FBADQSP6 FBADQSN6 B7 A8 UDQS UDQS B9 B1 D9 D1 D3 D7 C2 C8 F9 F1 H9 H1 H3 H7 G2 G8 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 A9 C1 C3 C7 C9 E9 G1 G3 G7 G9 VDD1 VDD2 VDD3 VDD4 VDD5 A1 E1 J9 M9 R1 1D8V_S0 K9 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 R135 1KR2F-3-GP G72_128_256MB G72_128_256MB C150 SCD047U16V3KX-GP R136 1KR2F-3-GP FBAREF1 G72_128_256MB J2 VREF A2 E2 L1 R3 R7 R8 NC#A2 NC#E2 NC#L1 NC#R3 NC#R7 NC#R8 VDDL VSSDL J1 J7 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 A7 B2 B8 D2 D8 E7 F2 F8 H2 H8 VSS1 VSS2 VSS3 VSS4 VSS5 A3 E3 J3 N1 P9 FBAD55 FBAD54 FBAD53 FBAD52 FBAD51 FBAD50 FBAD49 FBAD48 FBAD39 FBAD38 FBAD37 FBAD36 FBAD35 FBAD34 FBAD33 FBAD32 FBAD[63 0] 49,54 49,54 FBA_BA0 49,54 FBA_BA1 54 FBB_A[5 2] FBB_A[5 2] FBA_BA0 FBA_BA1 L2 L3 BA0 BA1 FBA_A12 FBA_A11 FBA_A10 FBA_A9 FBA_A8 FBA_A7 FBA_A6 FBB_A5 FBB_A4 FBB_A3 FBB_A2 FBA_A1 FBA_A0 R2 P7 M2 P3 P8 P2 N7 N3 N8 N2 M7 M3 M8 A12 A11 A10/AP A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 FBACLK1# FBACLK1 K8 J8 CK CK FBA_CKE K2 CKE FBA_CS0# L8 CS FBA_WE# K3 WE FBA_RAS# K7 RAS FBA_CAS# L7 CAS F3 B3 LDM UDM K9 ODT DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 B9 B1 D9 D1 D3 D7 C2 C8 F9 F1 H9 H1 H3 H7 G2 G8 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 A9 C1 C3 C7 C9 E9 G1 G3 G7 G9 VDD1 VDD2 VDD3 VDD4 VDD5 A1 E1 J9 M9 R1 FBAD63 FBAD62 FBAD61 FBAD60 FBAD59 FBAD58 FBAD57 FBAD56 FBAD47 FBAD46 FBAD45 FBAD44 FBAD43 FBAD42 FBAD41 FBAD40 FBAD[63 0] 49,54 1D8V_S0 1D8V_S0 54 54 FBACLK1# FBACLK1 49,54 FBA_CKE 49,54 FBA_CS0# 49,54 FBA_WE# 49,54 FBA_RAS# 49,54 FBA_CAS# 54 54 FBADQM5 FBADQM7 ODT 49,54 ODT 54 54 FBADQSP5 FBADQSN5 F7 E8 LDQS LDQS 54 54 FBADQSP7 FBADQSN7 B7 A8 UDQS UDQS J2 VREF A2 E2 L1 R3 R7 R8 NC#A2 NC#E2 NC#L1 NC#R3 NC#R7 NC#R8 FBAREF1 54 FBA_BA0 FBA_BA1 G72_128_256MB C224 SCD047U16V3KX-GP 49,54 FBA_BA0 49,54 FBA_BA1 VDDL VSSDL J1 J7 VSSQ1 VSSQ2 VSSQ3 VSSQ4 VSSQ5 VSSQ6 VSSQ7 VSSQ8 VSSQ9 VSSQ10 A7 B2 B8 D2 D8 E7 F2 F8 H2 H8 VSS1 VSS2 VSS3 VSS4 VSS5 A3 E3 J3 N1 P9 C HY5PS561621A-33GP HY5PS561621A-33GP 72.55616.A0U 72.55616.A0U G72_128_256MB G72_128_256MB B B C128 G72_128_256MB SC4700P50V2KX-1GP 1 C81 G72_128_256MB SCD1U16V2KX-3GP C538 G72_128_256MB SC4700P50V2KX-1GP C108 G72_128_256MB SC1KP16V2KX-GP C86 G72_128_256MB SCD01U25V2KX-3GP 2 C87 G72_128_256MB SCD01U25V2KX-3GP C526 G72_128_256MB SC1KP16V2KX-GP C78 G72_128_256MB SC470P50V2KX-3GP 2 C583 G72_128_256MB SC470P50V2KX-3GP C532 G72_128_256MB SCD01U25V2KX-3GP C496 G72_128_256MB SCD01U25V2KX-3GP 2 C71 G72_128_256MB SC4D7U6D3V3KX-GP C122 G72_128_256MB SCD01U25V2KX-3GP C139 G72_128_256MB SCD01U25V2KX-3GP C75 G72_128_256MB SCD1U16V2KX-3GP C94 G72_128_256MB SCD1U16V2KX-3GP C98 G72_128_256MB SCD1U16V2KX-3GP C221 G72_128_256MB SCD1U16V2KX-3GP C213 G72_128_256MB SCD1U16V2KX-3GP C180 G72_128_256MB SC4D7U6D3V3KX-GP C218 G72_128_256MB SC4D7U6D3V3KX-GP Decoupling for right MEMORY Place around the MEM 1D8V_S0 1 C84 G72_128_256MB SC100P50V2JN-3GP C179 G72_128_256MB SC100P50V2JN-3GP C210 G72_128_256MB SCD1U16V2KX-3GP C212 G72_128_256MB SCD1U16V2KX-3GP 1D8V_S0 Decoupling for left MEMORY Place around the MEM C497 G72_128_256MB SC4700P50V2KX-1GP C555 G72_128_256MB SC4700P50V2KX-1GP Wistron Corporation C502 G72_128_256MB SC1KP16V2KX-GP C495 G72_128_256MB SC470P50V2KX-3GP C584 G72_128_256MB SC100P50V2JN-3GP C494 G72_128_256MB SC1KP16V2KX-GP C552 G72_128_256MB SC470P50V2KX-3GP C545 G72_128_256MB SC100P50V2JN-3GP 2 C175 G72_128_256MB SCD01U25V2KX-3GP 2 C88 G72_128_256MB SCD01U25V2KX-3GP A A 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title Size G72M VRAM (1ST 2/2) Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 Sheet 50 of 57 3D3V_S0 3D3V_S0 11 OF 14 14 OF 14 U30K D G72 G72 L1 MIOACAL_PD_VDDQ L3 L2 AA8 AB7 AB8 AC6 AC7 53 53 MIOA_D0 MIOA_D1 C96 SC1U6D3V2KX-GP P2 N2 N1 N3 M1 M3 P5 N6 N5 M4 L4 L5 MIOAD0 MIOAD1 MIOAD2 MIOAD3 MIOAD4 MIOAD5 MIOAD6 MIOAD7 MIOAD8 MIOAD9 MIOAD10 MIOAD11 MIOA_D6 53 MIOA_D8 MIOA_D9 53 53 2 C102 SC1U6D3V2KX-GP MIOA_VDDQ_0 MIOA_VDDQ_1 MIOA_VDDQ_2 MIOA_VDDQ_3 MIOA_VDDQ_4 C137 SC1U6D3V2KX-GP U30N M7 M8 R8 T8 U9 G72 C113 SC1U6D3V2KX-GP G72 MIOB_VDDQ_0 MIOB_VDDQ_1 MIOB_VDDQ_2 MIOB_VDDQ_3 MIOB_VDDQ_4 Y1 MIOBCAL_PD_VDDQ MIOACAL_PU_GND Y3 MIOBCAL_PU_GND MIOA_VREF Y2 MIOB_VREF MIOBD0 MIOBD1 MIOBD2 MIOBD3 MIOBD4 MIOBD5 MIOBD6 MIOBD7 MIOBD8 MIOBD9 MIOBD10 MIOBD11 RFU13 RFU14 RFU15 RFU16 RFU17 RFU18 RFU19 RFU20 MIOA_CLKOUT MIOA_CLKOUT# MIOA_CLKIN R4 P4 M5 TP9 TPAD30 G72 R74 DY 10KR2J-3-GP MIOB_D0 MIOB_D1 MIOB_D3 MIOB_D4 MIOB_D5 MIOB_D7 MIOB_D8 MIOB_D9 MIOB_D11 MIOB_D0 MIOB_D1 53 53 MIOB_D3 MIOB_D4 MIOB_D5 53 53 53 MIOB_D7 MIOB_D8 MIOB_D9 53 53 53 MIOB_D11 53 D W4 W5 V5 Y6 MIOB_VSYNC MIOB_HSYNC MIOB_DE MIOB_CTL3 AE3 AF3 AD1 AD3 MIOB_CLKOUT MIOB_CLKOUT# MIOB_CLKIN AD4 AD5 AE4 R3 R1 P1 P3 MIOA_HSYNC MIOA_VSYNC MIOA_DE MIOA_CTL3 AC3 AC1 AC2 AB2 AB1 AA1 AB3 AA3 AC5 AB5 AB4 AA5 W3 V1 Y5 W1 G72 R99 DY 10KR2J-3-GP 2 G72 C C 3D3V_S0 3D3V_S0 3D3V_S0 3D3V_S0 RN48 SRN2K2J-1-GP 12 OF 14 U30L J1 THERMDN F6 G2 G1 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 K3 H1 K5 G5 E2 J5 G6 K6 E1 D2 H5 F4 E3 CLAMP I2CC_SCL I2CC_SDA THERMDP K1 THERMDP G72 TP23 TPAD30 1 JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST# G72 AJ11 AK11 AK12 AL12 AL13 R396 DY 10KR2J-3-GP R391 G72 10KR2J-3-GP 2 B CHECK I2C FOR LCD G72 G72 G72_LCD_EDID_CLK G72_LCD_EDID_DAT NV_LCDVDD_ON# NV_BL_ON 31 R344 G72 2K2R2J-2-GP 1 13 13 13 R346 G72 100KR2J-1-GP 3D3V_S0 TP68 TPAD30 B R348 33R2J-2-GP R349 33R2J-2-GP R352 DY 10KR2J-L2-GP U26 R351 DY 200R2J-L1-GP G72 1 G72 3D3V_S0 C534 I2CC_SCL I2CC_SDA 1 THERMDN C536 SC2200P50V2KX-2GP R343 G72 10KR2J-3-GP DY Please close to the GPU 2 10KR2J-3-GP R342 DY 10KR2J-3-GP R112 DY 10KR2J-3-GP DY 1 SBR113 VGA_THERM_SHDN# I2CC_SCL I2CC_SDA G72_ALERT- SCD1U10V2MX-3GP VCC SMBCLK DXP SMBDATA DXN ALERT# THERM# GND DY tm 7,16,18,22,26,31,32,34,46 Size he G 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title PLT_RST1# G72M THERMAL Document Number Rev MYALL2 Date: ho Wistron Corporation Sheet Thursday, March 30, 2006 MP 51 of f@ VGA_THERM_SHDN# in G72 xa S OVERT# D 19 R354 G72 0R2J-2-GP l.c A Q28 2N7002PT-U A om G781F-GP 57 4 OF 14 U30D B K10 K23 K29 K4 L27 L6 M12 M2 M21 M31 N15 N18 N29 N4 P15 P18 P27 P6 R13 R14 AF4 AF7 AG10 AG11 AG14 AG15 AG19 AG2 AG22 AG31 AG8 AH24 AJ10 AJ13 AJ16 AJ17 AJ20 AJ23 AJ26 AJ29 GND_20 GND_21 GND_22 GND_23 GND_24 GND_25 GND_26 GND_27 GND_28 GND_29 GND_30 GND_31 GND_32 GND_33 GND_34 GND_35 GND_36 GND_37 GND_38 GND_39 GND_120 GND_121 GND_122 GND_123 GND_124 GND_125 GND_126 GND_127 GND_128 GND_129 GND_130 GND_131 GND_132 GND_133 GND_134 GND_135 GND_136 GND_137 GND_138 GND_139 R15 R18 R19 R2 R20 R31 T16 T17 T24 T29 T4 U16 U17 U24 U29 U8 V13 V14 V15 V18 AJ4 AJ7 AK2 AK28 AK31 AL11 AL14 AL19 AL22 AL25 AL3 AL6 AL9 AM13 AM16 AM17 AM20 AM23 AM26 AM29 GND_40 GND_41 GND_42 GND_43 GND_44 GND_45 GND_46 GND_47 GND_48 GND_49 GND_50 GND_51 GND_52 GND_53 GND_54 GND_55 GND_56 GND_57 GND_58 GND_59 GND_140 GND_141 GND_142 GND_143 GND_144 GND_145 GND_146 GND_147 GND_148 GND_149 GND_150 GND_151 V19 V2 V20 V31 W15 W18 W27 W6 Y15 Y18 Y29 Y4 B12 B15 B18 B21 B24 B27 B3 B30 B6 B9 C2 C31 D10 D13 D16 D17 D20 D23 D26 D29 GND_60 GND_61 GND_62 GND_63 GND_64 GND_65 GND_66 GND_67 GND_68 GND_69 GND_70 GND_71 GND_72 GND_73 GND_74 GND_75 GND_76 GND_77 GND_78 GND_79 D4 D7 F11 F14 F19 F2 F22 F25 F31 F8 G26 G29 G4 G7 H27 H6 J16 J17 J2 J31 GND_80 GND_81 GND_82 GND_83 GND_84 GND_85 GND_86 GND_87 GND_88 GND_89 GND_90 GND_91 GND_92 GND_93 GND_94 GND_95 GND_96 GND_97 GND_98 GND_99 D U30E F1 AE26 AD26 AH31 AH32 OF 14 ROMCS# AA4 ROM_SO ROM_SI ROM_SCLK AA6 W2 AA7 STRAP MEMSTRAPSEL0 MEMSTRAPSEL1 MEMSTRAPSEL2 MEMSTRAPSEL3 I2CH_SCL I2CH_SDA U3 V3 U6 U5 U4 V4 V6 RFU6 RFU7 RFU8 RFU9 RFU10 RFU11 RFU12 G3 H3 BUFRST# F3 STEREO T3 SWAPRDY_A TESTMEMCLK TESTMODE MCG0 MCG1 M6 C R73 10KR2J-3-GP G72 3D3V_S0 G72_TESTMBMCLK A26 H2 AL10 AG13 TESTMODE GND_100 GND_101 GND_102 GND_103 GND_104 GND_105 GND_106 GND_107 GND_108 GND_109 GND_110 GND_111 GND_112 GND_113 GND_114 GND_115 GND_116 GND_117 GND_118 GND_119 R353 G72 10KR2J-3-GP G72 R341 G72 10KR2J-3-GP GND_0 GND_1 GND_2 GND_3 GND_4 GND_5 GND_6 GND_7 GND_8 GND_9 GND_10 GND_11 GND_12 GND_13 GND_14 GND_15 GND_16 GND_17 GND_18 GND_19 C AA12 AA2 AA21 AA31 AB27 AB6 AC10 AC23 AC29 AC4 AD16 AD17 AD2 AD31 AE17 AE27 AE6 AF11 AF26 AF29 D B G72 A A Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title G72M ROM & Spread Specturm Size Document Number Date: Friday, March 24, 2006 Rev MYALL2 Sheet MP 52 of 57 D D STRAPS, Mechanical Parts 3D3V_S0 Bit Signal Hynix64MB R85_1 R370_0 R86_1 R91_1 : C Infineon256MB : R364_0 R93_1 R86_1 R369_0 Infineon128MB : R364_0 R370_0 R86_1 R369_0 Infineon64MB R370_0 R86_1 R369_0 : R85_1 R369 10KR2J-3-GP G72_INFINEON R367 10KR2J-3-GP DY R370 R364 MIOB_D0 R91 10KR2J-3-GP G72_HYNIX MIOB_D1 R86 10KR2J-3-GP G72 10KR2J-3-GP G72_64_128MB_S MIOB_D8 R93 10KR2J-3-GP G72_256MB_S 10KR2J-3-GP G72_128_256MB_S MIOB_D9 R85 10KR2J-3-GP G72_64MB_S MIOB_D11 R84 G72 2KR2-GP R79 G72 2KR2-GP R83 G72 2KR2-GP R76 DY 2KR2-GP MIOA_D0 R614 DY 2KR2-GP MIOB_D4 B 51 51 51 51 51 MIOA_D0 MIOA_D1 MIOA_D6 MIOA_D8 MIOA_D9 MIOA_D0 MIOA_D1 MIOA_D6 MIOA_D8 MIOA_D9 51 51 51 51 51 51 51 51 51 MIOB_D0 MIOB_D1 MIOB_D3 MIOB_D4 MIOB_D5 MIOB_D7 MIOB_D8 MIOB_D9 MIOB_D11 MIOB_D0 MIOB_D1 MIOB_D3 MIOB_D4 MIOB_D5 MIOB_D7 MIOB_D8 MIOB_D9 MIOB_D11 MIOB_D5 MIOB_D3 MIOA_D6 MIOA_D8 MIOA_D9 MIOB_D7 MIOB_D0: RAM_CFG_0 MIOB_D1: RAM_CFG_1 MIOB_D8: RAM_CFG_2 MIOB_D9: RAM_CFG_3 MIOB_D2: CRYSTAL_0 MIOB_D6: CRYSTAL_1 NO_BIOS READ FROM BIOS 0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16 1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU C 00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN MIOA_D7: TV_MODE_0 MIOA_D10: TV_MODE_1 MIOB_D4: PCI_DEVID_0 00 SECAM 01 NTSC 10 PAL 11 CRT MIOB_D5: PCI_DEVID_1 MIOB_D3: PCI_DEVID_2 MIOB_D11: PCI_DEVID_3 1000 (default 0x00FC) 0111 G72MV B ENABLED DISABLED MIOA_D0: PEX_PLL_EN_TERM100 MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0] MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1] MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2] MIOB_D7: MOBILE_GPIO DESKTOP MOBILE 010 DEFAULT GPIO_PULLDN GPIO_FLOAT Definitions Elpida Samsung Infineon Hynix Elpida Samsung Infineon Hynix A A R77 DY 2KR2-GP SUB_VENDOR tm For MEM strapping, Please use below table: RAM_CFG[3:0] Config FB Bus Width 0000 16Mx16 DDR2 64-bit 0001 16Mx16 DDR2 64-bit 0010 16Mx16 DDR2 64-bit 0011 16Mx16 DDR2 64-bit 0100 32Mx16 DDR2 64-bit 0101 32Mx16 DDR2 64-bit 0110 32Mx16 DDR2 64-bit 0111 32Mx16 DDR2 64-bit R75 G72 2KR2-GP R69 DY 2KR2-GP R65 DY 2KR2-GP MIOA_D1: Wistron Corporation Size he 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title G72M STRAPPING Document Number Rev MYALL2 Date: om R91_1 l.c R91_1 R86_1 Thursday, March 30, 2006 Sheet MP 53 of ho R86_1 R370_0 f@ R93_1 R364_0 Values MIOA_D1 in R364_0 Hynix128MB : 2KR2-GP G72 xa Hynix256MB : R357 57 2 OF 14 FBAD[63 0] U30B B 49 49 49 49 50 50 50 50 FBADQM0 FBADQM1 FBADQM2 FBADQM3 FBADQM4 FBADQM5 FBADQM6 FBADQM7 49 49 49 49 50 50 50 50 FBADQSP0 FBADQSP1 FBADQSP2 FBADQSP3 FBADQSP4 FBADQSP5 FBADQSP6 FBADQSP7 49 49 49 49 50 50 50 50 FBADQSN0 FBADQSN1 FBADQSN2 FBADQSN3 FBADQSN4 FBADQSN5 FBADQSN6 FBADQSN7 FBA_CLK0 FBA_CLK0# FBA_CLK1 FBA_CLK1# P28 R28 Y27 AA27 RFU2 RFU3 Y30 AC26 FBA_DEBUG AC27 FBA_REFCLK FBA_REFCLKN D32 D31 FBA_PLLVDD G23 TC38 G72 ST100U6D3VBM-7GP C514 SC4D7U6D3V3KX-GP C89 C517 SCD1U10V2MX-3GP SC1U10V3ZY G72 G72 G72 2 C518 SCD1U10V2MX-3GP TC37 SC4D7U6D3V3KX-GP ST100U6D3VBM-7GP C103 SC1U10V3ZY 2 C136 G72 C519 G72 SCD022U16V2KX-3GP C520 G72 SCD022U16V2KX-3GP G72 G72 FBA_A3 FBA_A0 FBA_A2 FBA_A1 FBB_A3 FBB_A4 FBB_A5 FBA_CS0# FBA_WE# FBA_BA0 FBA_CKE ODT FBB_A2 FBA_A12 FBA_RAS# FBA_A11 FBA_A10 FBA_BA1 FBA_A8 FBA_A9 FBA_A6 FBA_A5 FBA_A7 FBA_A4 FBA_CAS# G72 G72 G72 G72 C85 C512 2 G72 C513 1 1 C68 C70 G72 SCD1U10V2MX-3GP SC4700P50V3KX-1GP SC4700P50V3KX-1GP SC4700P50V3KX-1GP SC4700P50V3KX-1GP TPAD30 TP100 G72 FBA_A[12 0] FBA_CS0# FBA_WE# FBA_BA0 FBA_CKE 49,50 49,50 49,50 FBA_RAS# 49,50 FBA_BA1 49,50 FBA_CAS# 49,50 FBA_A0 FBA_A1 FBA_A2 FBA_A3 FBA_A4 FBA_A5 FBA_A6 FBA_A7 FBA_A8 FBA_A9 FBA_A10 FBA_A11 FBA_A12 49,50 ODT 49,50 R78 10KR2J-3-GP G72 FBACLK0 FBACLK0# FBACLK1 FBACLK1# C72 SCD1U10V2MX-3GP C515 G72 SCD022U16V2KX-3GP 1 C C516 SCD1U10V2MX-3GP P32 U27 P31 U30 Y31 W32 W31 T32 V27 T28 T31 U32 W29 W30 T27 V28 V30 U31 R27 V29 T30 W28 R29 R30 P29 U28 Y32 1 FBADQS_RN0 FBADQS_RN1 FBADQS_RN2 FBADQS_RN3 FBADQS_RN4 FBADQS_RN5 FBADQS_RN6 FBADQS_RN7 M28 K32 G31 G27 AA28 AL31 AF31 AH29 G72 G72 G72 FBA_CMD0 FBA_CMD1 FBA_CMD2 FBA_CMD3 FBA_CMD4 FBA_CMD5 FBA_CMD6 FBA_CMD7 FBA_CMD8 FBA_CMD9 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD14 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21 FBA_CMD22 FBA_CMD23 FBA_CMD24 FBA_CMD25 FBA_CMD26 C521 SCD1U10V2MX-3GP G72 G72 FBADQSN0 FBADQSN1 FBADQSN2 FBADQSN3 FBADQSN4 FBADQSN5 FBADQSN6 FBADQSN7 C522 SCD1U10V2MX-3GP FBADQS_WP0 FBADQS_WP1 FBADQS_WP2 FBADQS_WP3 FBADQS_WP4 FBADQS_WP5 FBADQS_WP6 FBADQS_WP7 C119 SCD1U10V2MX-3GP L28 K31 G32 G28 AB28 AL32 AF32 AH30 FBADQSP0 FBADQSP1 FBADQSP2 FBADQSP3 FBADQSP4 FBADQSP5 FBADQSP6 FBADQSP7 1D8V_S0 PLACE BELOW GPU FBADQM0 FBADQM1 FBADQM2 FBADQM3 FBADQM4 FBADQM5 FBADQM6 FBADQM7 FBVDDQ_0 FBVDDQ_1 FBVDDQ_2 FBVDDQ_3 FBVDDQ_4 FBVDDQ_5 FBVDDQ_6 FBVDDQ_7 FBVDDQ_8 FBVDDQ_9 FBVDDQ_10 FBVDDQ_11 FBVDDQ_12 FBVDDQ_13 FBVDDQ_14 FBVDDQ_15 FBVDDQ_16 FBVDDQ_17 FBVDDQ_18 FBVDDQ_19 FBVDDQ_20 FBVDDQ_21 FBVDDQ_22 FBVDDQ_23 AA25 AA26 AB25 AB26 G11 G12 G15 G18 G21 G22 H11 H12 H15 H18 H21 H22 L25 L26 M25 M26 R25 R26 V25 V26 D M29 M30 G30 F29 AA29 AK30 AC30 AG30 C A12 A15 A18 A21 A24 A27 A3 A30 A6 A9 AA32 AD32 AG32 AK32 C32 F32 J32 M32 R32 V32 FBADQM0 FBADQM1 FBADQM2 FBADQM3 FBADQM4 FBADQM5 FBADQM6 FBADQM7 D FBVDD_0 FBVDD_1 FBVDD_2 FBVDD_3 FBVDD_4 FBVDD_5 FBVDD_6 FBVDD_7 FBVDD_8 FBVDD_9 FBVDD_10 FBVDD_11 FBVDD_12 FBVDD_13 FBVDD_14 FBVDD_15 FBVDD_16 FBVDD_17 FBVDD_18 FBVDD_19 FBAD0 FBAD1 FBAD2 FBAD3 FBAD4 FBAD5 FBAD6 FBAD7 FBAD8 FBAD9 FBAD10 FBAD11 FBAD12 FBAD13 FBAD14 FBAD15 FBAD16 FBAD17 FBAD18 FBAD19 FBAD20 FBAD21 FBAD22 FBAD23 FBAD24 FBAD25 FBAD26 FBAD27 FBAD28 FBAD29 FBAD30 FBAD31 FBAD32 FBAD33 FBAD34 FBAD35 FBAD36 FBAD37 FBAD38 FBAD39 FBAD40 FBAD41 FBAD42 FBAD43 FBAD44 FBAD45 FBAD46 FBAD47 FBAD48 FBAD49 FBAD50 FBAD51 FBAD52 FBAD53 FBAD54 FBAD55 FBAD56 FBAD57 FBAD58 FBAD59 FBAD60 FBAD61 FBAD62 FBAD63 N27 M27 N28 L29 K27 K28 J29 J28 P30 N31 N30 N32 L31 L30 J30 L32 H30 K30 H31 F30 H32 E31 D30 E30 H28 H29 E29 J27 F27 E27 E28 F28 AD29 AE29 AD28 AC28 AB29 AA30 Y28 AB30 AM30 AF30 AJ31 AJ30 AJ32 AK29 AM31 AL30 AE32 AE30 AE31 AD30 AC31 AC32 AB32 AB31 AG27 AF28 AH28 AG28 AG29 AD27 AF27 AE28 FBAD0 FBAD1 FBAD2 FBAD3 FBAD4 FBAD5 FBAD6 FBAD7 FBAD8 FBAD9 FBAD10 FBAD11 FBAD12 FBAD13 FBAD14 FBAD15 FBAD16 FBAD17 FBAD18 FBAD19 FBAD20 FBAD21 FBAD22 FBAD23 FBAD24 FBAD25 FBAD26 FBAD27 FBAD28 FBAD29 FBAD30 FBAD31 FBAD32 FBAD33 FBAD34 FBAD35 FBAD36 FBAD37 FBAD38 FBAD39 FBAD40 FBAD41 FBAD42 FBAD43 FBAD44 FBAD45 FBAD46 FBAD47 FBAD48 FBAD49 FBAD50 FBAD51 FBAD52 FBAD53 FBAD54 FBAD55 FBAD56 FBAD57 FBAD58 FBAD59 FBAD60 FBAD61 FBAD62 FBAD63 49,50 FBAD[63 0] TPAD30 TP8 FBACLK0 FBACLK0# FBACLK1 FBACLK1# FBB_A2 FBB_A3 FBB_A4 FBB_A5 FBA_A[12 0] FBB_A[5 2] 49,50 50 B 49 49 50 50 G72 SB 1D8V_S0 SC1U10V3ZY 1 C63 BLM18BB221SN1D-GP SC4D7U6D3V3KX-GP G72 1 FBVREF1 E32 A R350 G72 1KR2F-3-GP FB_VREF1 G72 G72 G72 G72 PLACE NEAR GPU Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 2 C533 G72 SCD1U10V2MX-3GP SCD01U25V2KX-3GP C64 C531 DY SCD1U10V2MX-3GP C83 G24 G25 FBA_PLLGND FBA_PLLAVDD A R347 G72 1KR2F-3-GP 1D2V_S0 L6 Title Size Date: G72M MEMORY IF Document Number Rev MYALL2 Sheet Thursday, March 30, 2006 MP 54 of 57 3 OF 14 U30C C13 A16 A13 B17 B20 A19 B19 B14 E16 A14 C15 B16 F17 C19 D15 C17 A17 C16 D14 F16 C14 C18 E14 B13 E15 F15 A20 FBC_CLK0 FBC_CLK0# FBC_CLK1 FBC_CLK1# E13 F13 F18 E17 RFU4 RFU5 C20 D1 FBC_DEBUG F12 FBC_PLLGND G9 A R68 G72 40D2R3F-GP FBCAL_PD_VDDQ K26 FBCAL_PU_GND H26 Wistron Corporation FBCAL_TERM_GND J26 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C FB_VREF2 G72 R63 DY 60D4R3D-1-GP 1D8V_S0 A28 G10 om A G8 FBC_PLLAVDD l.c FBC_PLLVDD B1 C1 FBC_REFCLK FBC_REFCLKN B tm FBCDQS_RN0 FBCDQS_RN1 FBCDQS_RN2 FBCDQS_RN3 FBCDQS_RN4 FBCDQS_RN5 FBCDQS_RN6 FBCDQS_RN7 B FBC_CMD0 FBC_CMD1 FBC_CMD2 FBC_CMD3 FBC_CMD4 FBC_CMD5 FBC_CMD6 FBC_CMD7 FBC_CMD8 FBC_CMD9 FBC_CMD10 FBC_CMD11 FBC_CMD12 FBC_CMD13 FBC_CMD14 FBC_CMD15 FBC_CMD16 FBC_CMD17 FBC_CMD18 FBC_CMD19 FBC_CMD20 FBC_CMD21 FBC_CMD22 FBC_CMD23 FBC_CMD24 FBC_CMD25 FBC_CMD26 R61 G72 30R3F-GP Title G72M MEMORY IF Size Document Number Date: Friday, March 24, 2006 Rev MYALL2 Sheet MP 55 ho C6 E9 E6 A8 B29 E25 A25 F21 C f@ FBCDQS_WP0 FBCDQS_WP1 FBCDQS_WP2 FBCDQS_WP3 FBCDQS_WP4 FBCDQS_WP5 FBCDQS_WP6 FBCDQS_WP7 D in C5 E10 E5 B8 A29 D25 B25 F20 R616 0R0603-PAD 1D8V_S0 xa FBCDQM0 FBCDQM1 FBCDQM2 FBCDQM3 FBCDQM4 FBCDQM5 FBCDQM6 FBCDQM7 AA23 AB23 H16 H17 J10 J23 J24 J9 K11 K12 K21 K22 K24 K9 L23 M23 T25 U25 he A4 E11 F5 C9 C28 F24 C24 E20 FBVTT_0 FBVTT_1 FBVTT_2 FBVTT_3 FBVTT_4 FBVTT_5 FBVTT_6 FBVTT_7 FBVTT_8 FBVTT_9 FBVTT_10 FBVTT_11 FBVTT_12 FBVTT_13 FBVTT_14 FBVTT_15 FBVTT_16 FBVTT_17 C FBCD0 FBCD1 FBCD2 FBCD3 FBCD4 FBCD5 FBCD6 FBCD7 FBCD8 FBCD9 FBCD10 FBCD11 FBCD12 FBCD13 FBCD14 FBCD15 FBCD16 FBCD17 FBCD18 FBCD19 FBCD20 FBCD21 FBCD22 FBCD23 FBCD24 FBCD25 FBCD26 FBCD27 FBCD28 FBCD29 FBCD30 FBCD31 FBCD32 FBCD33 FBCD34 FBCD35 FBCD36 FBCD37 FBCD38 FBCD39 FBCD40 FBCD41 FBCD42 FBCD43 FBCD44 FBCD45 FBCD46 FBCD47 FBCD48 FBCD49 FBCD50 FBCD51 FBCD52 FBCD53 FBCD54 FBCD55 FBCD56 FBCD57 FBCD58 FBCD59 FBCD60 FBCD61 FBCD62 FBCD63 D B7 A7 C7 A2 B2 C4 A5 B5 F9 F10 D12 D9 E12 D11 E8 D8 E7 F7 D6 D5 D3 E4 C3 B4 C10 B10 C8 A10 C11 C12 A11 B11 B28 C27 C26 B26 C30 B31 C29 A31 D28 D27 F26 D24 E23 E26 E24 F23 B23 A23 C25 C23 A22 C22 C21 B22 E22 D22 D21 E21 E18 D19 D18 E19 of 57 A B DCBATOUT C D DCBATOUT_6269 1D5V_PWR 6269_FSET 6269_EN R637 73K2R2F-GP 1 2 GAP-CLOSE-PWR G131 1D5V_SW 2 12 1D5V_SW FSET EN 16 LG UG PHASE FCCM L46 1D5V_SW IND-4D7UH-88-GP 6269_LG 11 14 15 1D5V_PWR 6269_UG 6269_PHASE GAP-CLOSE-PWR G129 1D5V_SW R642 0R2J-2-GP ISL6269CRZ-GP DY U83 FDS6690DS-GP TC44 1D5V_SW SE220U6D3VM-4GP 1D5V_SW 1D5V_SW S S S G SC15P50V3JN-GP C840 6269_COMP NIPPON 220uF ESR=15mohm R640 DY 1D5V_SW 1KR3F-GP R643 DY 0R2J-2-GP 2 R641 1K5R3F-GP GAP-CLOSE-PWR D D D D BOOT ISEN VO FB GAP-CLOSE-PWR G127 1D5V_SW 1D5V_SW 6269_FB 3D3V_S0 13 R635 0R2J-2-GP GND 6269_BOOT PGND R639 1D5V_SW 8K2R3F-GP 1D5V_PWR 17 10 VIN PGOOD COMP PVCC U82 6269_PHASE VCC C839 1D5V_SW R638 1D5V_SW SCD1U25V3KX-GP 2D2R2J-GP GAP-CLOSE-PWR C838 1D5V_SW SCD01U50V2KX-1GP 1D5V_SW 1D5V_SW C836 SC10U35V0ZY-1GP C837 SC10U35V0ZY-1GP 1D5V_SW 4 1 PM_SLP_S3# 16,18,31,35,40,41,45 6269_VCC C834 1D5V_SW SCD1U25V3ZY-3GP 1D5V_SW GAP-CLOSE-PWR G125 1D5V_SW R636 1KR3F-GP U81 FDS6612A-1-GP 1D5V_SW 1 1D5V_SW C835 1D5V_SW SC2D2U16V3KX-GP C833 SC2D2U16V3KX-GP 6269_PVCC GAP-CLOSE-PWR G130 1D5V_SW C832 SCD1U25V3KX-GP Close to pin1 1 GAP-CLOSE-PWR G128 1D5V_SW R634 1D5V_SW 2D2R2J-GP 1D5V_SW S S S G GAP-CLOSE-PWR G126 1D5V_SW D D D D GAP-CLOSE-PWR G124 1D5V_SW G123 DCBATOUT_6269 1D5V_SW 2 1D5V_S0 DCBATOUT_6269 G122 E 1D5V_SW R644 1KR3F-GP C841 R645 1D5V_SW 71K5R2F-1-GP 2 SC2200P50V2KX-2GP 1D5V_SW 1D5V_SW Vref = 0.6V Vo = (1+R8/R9)*0.6V =1.5V 2 1 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C Title ISL6269/1D5V Size A3 Document Number Date: Thursday, March 30, 2006 A B C D Rev MP MYALL2 Sheet E 56 of 57 D Bluetooth USB change to port ====> 1229 56 EMC change U1 and U7 materials from G528 / G546 to TPS2061 / TPS2062 ====> 0208-PD Add CPU frequency selection resistor ====> 1229 57 Add R651 ohm for vendor test ====> 0208-PD Change LVDS connector ====> 1229 58 Add R652 ohm for camera voltage ====> 0209-PD Change C435 from 1uF to 0.47uF and for pop noise ====> 1230 59 Add R653 / Q37 / Q38 for quick discharge of 5V_S0 / 3D3V_S0 / 1D8V_S0 ====> 0209-PD Change T7 and T8 from 68uF to 22uF for pop noise ====> 1230 60 Change DIMM connector from 62.10017.741(DM1)/62.10017.751(DM2) to 62.10017.691(DM1)/62.10017.A71(DM2) ====> 0209-PD Add 579 ~ R584 / Q35 and Q36 for pop noise ====> 1230 61 Change G72 DACB net of DACA_VDD / DACA_VREF / DACA_RSET to DACB_VDD / DACB_VREF / DACB_RSET ====> 0209-PD Power change 1D05V_S0 and 1D5V_S0 power source ====> 0102 62 Delete R230 and C317 for non-delay RSMRST# ====> 0210-PD Power change 5D_PWR and 3D3V_PWR power source ====> 0107 63 Stuff R285 for internal mic record issue ====> 0210-PD 10 R427 DY for PCIE bus clock ====> 0107 64 Change C541 and C544 from 27pF to 22pF with 18pF ====> 0210-PD 11 Delete Q14 / R543 / R254 for boot up ====> 0107 65 Change HDD1/ODD1/TVOUT1/TVIN1/LOUT1 symbol ====> 0210-PD 12 Power change R505 from 3.01K to 3.24K ====> 0107 66 Delete R330 for BAT_IN# double pull hi issue ====> 0213-PD 13 Power change R142 from 2.21K to 8.2K ====> 0107 67 EMI add EC79 ~ EC87 for 1D8V_S3 and EC88 ~ EC90 for DDR_VREF_S0 ====> 0213-PD 14 Power change R122 from 56.2K to 73.2K ====> 0107 68 Add U84/C846/R654/R655/R656/L47 for camera function ====> 0213-PD 15 Change R68 from 37ohm to 40.2ohm and R61 from 37ohm to 30ohm ====> 0107 69 EMI add spring GND1 ~ GND3 ====> 0213-PD 16 Delete R401 for UMA boot up short ====> 0107 70 Change TVOUT1 symbol for don't display TV issue ====> 0214-PD 17 ME change TVOUT1 material from 22.10021.F41 to 22.10021.H61 ====> 0107 71 Power change C805 and C806 from 51120_GND to GND ====> 0220-PD 18 R568 DY for CIR working ====> 0109 72 Change DC1material from 22.10037.C51( yellow power jack ) to 22.10037.C61( blue power jack ) ====> 0223-PD 19 Swap CARD1 pin18 and pin19 ====> 0110 73 Power change C466 from 0.1uF to 0.01uF for U19 burned issue ====> 0303-PD 20 Power change C699 from 510P/50V to 470P/50V ====> 0111 74 Power change material U47 / U48 / U53 / U54 from 84.07807.F37 to 84.06690.F37 D U49 / U50 / U51 / U52 from 84.07805.A37 to 84.06676.A37 for burned issue ====> 0306-PD 22 Remove R392 / R393 / C560 / R62 / R92 / R123 ====> 0111 75 Power change R523 / C738 from 3.57K / 5600pF to 4.42K / 47pF ====> 0306-MP 23 Add R615 for G72 SS ====> 0111 76 Charger change R19 from 15.8K to 130K ====> 0307-MP 24 Dummy G72 external thermal sensor U26 / R351 / R352 / C534 ====> 0111 77 Charger change R22 from 100K to 499K and add R657 124K / Q39 2N7002 for cell 3.2A with cell 3.8A issue ====> 0309-MP 25 Add G72 strapping MIOA_D0 R614 with dummy ====> 0111 78 Acer suggestion change JK1 AV-IN connector from 62.10059.011 to 20.90045.001 and delete R292 / R293 ====> 0315-MP 26 EMI add capacitor EC66 ~ EC69 for 1000P/16V and EC70 ~ EC78 for 0.1U/16V ====> 0111 79 Change CRT1 / Q35 / Q36 footprint for SMT issue ====> 0317-MP 27 Power change R480 from 6.2K to 8.2K ====> 0112 80 Change LED5 driver voltage from 5V_S0 to 3D3V_S0 for light leak issue ====> 0317-MP 28 Delete R533 and R534 for cardreader detect ====> 0112 81 Delete dual layout of dummy of of L47 / L28 / L33 / L39 / L15 / L18 ====> 0317-MP 29 Delete R210 for 1D5V_S0 power rail ====> 0112 82 Short ohm with pad ====> 0320-MP C 30 Power delete R407 ohm ====> 0112 S : R89 / R418 / R225 / R537 / R316 / R5 / R52 / R51 / R333 / R345 / R335 / R651 / R558 / R559 / R532 / R285 / R649 / R650 31 Add TC34 ~ TC38 for U39_G72 ====> 0112 / R49 / R448 / R204 / R437 / R96 / R562 / R410 / R211 / R208 / R177 / R406 / R194 / R237 / R226 / R245 / R243 / R322 / R326 32 Remove R362 ====> 0112 / R327 / R425 / R444 / R495 / R496 / R560 / R616 33 Change R282 and R283 from 22 ohm to 2.2K for internal mic record function failure ====> 0112 P : R515 / R516 / R491 / R492 / R494 / R482 / R485 / R486 / R487 / R517 / R506 / R508 / R510 / R511 / R591 / R589 / R592 34 Change R306 / R308 / R313 / R311 from 47 ohm to ohm for Hsync and Vsync input ====> 0112 35 Change R379 / R380 / R377 / R378 / R382 / R383 from 47 ohm to ohm for TV input ====> 0112 B 55 Change TC7 / TC8 to C844 / C845 from 22U/6.3V to 10U/6.3V for headphone system resume have "BO" sound ====> 0208-PD 21 Power change R397 and R399 from resister to gap-close ====> 0111 C 5V_S5_G913 chnge to 5V_AUX_S5 ====> 1229 / R593 / R596 / R598 / R603 / R600 / R246 / R247 / R623 / R626 / R624 / R42 83 Power change materials for high frequency noise issue ====> 0324-MP 36 Change CIR pull hi voltage from 5V to 3D3V ====> 0113 A add TC45 ~ TC50 37 Delete G2 pad ====> 0113 B dummy C691 / C692 / C689 /C685 / C686 / C688 38 Add GIGA LAN reset trace ====> 0113 C delete C797 / C798 / C808 / C809 B 39 Power change 1D5V power source ====> 0117 84 Power change material TC23 from 79.3371T.30L to 80.22716.L08 and L42 / L43 from 68.4R750.10Z to 68.4R71A.10P ====> 0324-MP 40 Power change NVVDD power source ====> 0117 85 Change C29 material from 78.10491.4FL to 78.10520.5FL for hot plug don't boot up issue ====> 0328-MP 41 Power add 1D5V power switching ====> 0117 86 Change BOM level that add 1394 / TVIN / TVOUT / IR function ====> 0331-MP 42 Change C774 and C776 from 12pF to 15pF ====> 0119 87 ME change 1394 connector material from 62.10027.121 to 62.10027.561 for RoSH issue ====> 0331-MP 43 Change C640 and C648 from 20pF to 27pF ====> 0119 44 Change C722 and C737 from 4.7pF to 2.7pF ====> 0119 45 Change C42 and C44 from 22pF to 18pF ====> 0119 46 Power delete R633 and pull hi voltage ====> 0119 47 Power delete TC39, TC43 and change TC41, TC42 to 79.33719.20C ====> 0120 48 Add CRT detect circuit ====> 0119 49 Change R594 pull hi voltage from 3D3V_S0 to 3D3V_S5 for S3 wake up issue ====> 0123 50 Power change material L44 and L46 from 68.3R310.20A to 68.4R710.20D 51 Power change R480 from 8.2K to 12K ====> 0124 ho in f@ 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C 54 Change R59 from 100K to 8.2K and add R649 / R650 for don't boot up with battery only ====> 0205 Document Number Date: Friday, March 31, 2006 HISTORY MYALL2 Sheet Rev MP 57 of 57 he Size xa Title tm Wistron Corporation 53 Delete U57 / C671 /C675 / C656 / C663 / U8 / D12 / D13 / C306 / R218 / R219 for don't boot up with battery only ====> 0205 l.c A 52 Power change capacitor material from 78.10699.42L to 78.10622.53L as C685 ~ C692 ====> 0125 om L45 from 68.3R310.20A to 68.2R210.20B ====> 0123 A ... Hsichih, Taipei Hsien 221, Taiwan, R.O.C Reference Document Number Date: Friday, March 24, 2006 Rev MYALL2 Sheet MP of 57 A B C D E 3D3V_S0 SCD1U16V2ZY-2GP C625 SCD1U16V2ZY-2GP 1 SCD1U16V2ZY-2GP C637... PCLKCLK0 33R2J-2-GP R4512 31 PCLK_KBC R427 DY 10KR2J-3-GP 1 H/L: 100/96MHz Document Number Rev MYALL2 Date: Thursday, March 30, 2006 A B C D Sheet E MP of 57 A B C D E H_DINV#[3 0] H_DINV#[3... Hsien 221, Taiwan, R.O.C Title All place within 2" to CPU CPU (1 of 2) Size Document Number Rev MP MYALL2 Date: Thursday, March 30, 2006 A B C D Sheet E of 57 A B C D E VCC_CORE_S0 U34D VCC_CORE_S0

Ngày đăng: 22/04/2021, 15:49

TỪ KHÓA LIÊN QUAN

w