1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

msp430g2xx2 ta 06

1 126 0

Đang tải... (xem toàn văn)

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 1
Dung lượng 1,88 KB

Nội dung

//****************************************************************************** // MSP430G2xx2 Demo - Timer_A, Toggle P1.0, CCR1 Cont Mode ISR, DCO SMCLK // // Description: Toggle P1.0 using software and TA_1 ISR Toggles every // 50000 SMCLK cycles SMCLK provides clock source for TACLK // During the TA_1 ISR, P1.0 is toggled and 50000 clock cycles are added to // CCR0 TA_1 ISR is triggered every 50000 cycles CPU is normally off and // used only during TA_ISR Proper use of the TA0IV interrupt vector generator // is demonstrated // ACLK = n/a, MCLK = SMCLK = TACLK = default DCO // // MSP430G2xx2 // // /|\| XIN|// | | | // |RST XOUT|// | | // | P1.0| >LED // // D Dang // Texas Instruments Inc // December 2010 // Built with CCS Version 4.2.0 and IAR Embedded Workbench Version: 5.10 //****************************************************************************** #include void main(void) { WDTCTL = WDTPW + WDTHOLD; P1DIR |= 0x01; CCTL1 = CCIE; CCR1 = 50000; TACTL = TASSEL_2 + MC_2; _BIS_SR(LPM0_bits + GIE); // Stop WDT // P1.0 output // CCR1 interrupt enabled // SMCLK, Contmode // Enter LPM0 w/ interrupt } // Timer_A3 Interrupt Vector (TA0IV) handler #pragma vector=TIMER0_A1_VECTOR interrupt void Timer_A(void) { switch( TA0IV ) { case 2: // CCR1 { P1OUT ^= 0x01; // Toggle P1.0 CCR1 += 50000; // Add Offset to CCR1 } break; case 4: break; // CCR2 not used case 10: break; // overflow not used } }

Ngày đăng: 26/12/2017, 07:30

TÀI LIỆU CÙNG NGƯỜI DÙNG

TÀI LIỆU LIÊN QUAN

w