Compal Confidential - Part 1 pps

38 300 0
Compal Confidential - Part 1 pps

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

Thông tin tài liệu

A A B B C C D D E E 1 1 2 2 3 3 4 4 Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAE M/B LA-3661P 0.1 Cover Sheet 137Tuesday, December 26, 2006 Compal Electronics, Inc. 2009/11/132006/10/31 ISKAE LA-3661P Schematics Document 2006-12-22 REV: 0.1 Compal Confidential Intel Yonah/Merom with 945GM/943GML/940GML+ DDRII + ICH7M A A B B C C D D E E 1 1 2 2 3 3 4 4 Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAE M/B LA-3661P 0.1 Block Diagram 237Tuesday, December 26, 2006 Compal Electronics, Inc. 2009/11/132006/10/31 Page 28~34 Model : ISKAE page 23 Mini Express Card Fan Control page 22 page 23 ALC861 Audio Codec AMP & Audio Jack & Int-MIC H_D#(0 63) File Name : LA-3661P LPC BUS Compal confidential page 16 H_A#(3 31) BANK 0, 1, 2, 3 533/667MHz DMI x 4 Yonah/Merom FSB Clock Generator ICS9LPRS325AKLFT PATA ODD Connector uFCPGA-479 CPU DDR2-SO-DIMM X2 page 4page 4,5,6 page 14 DDR2-533/667 page 4 Thermal Sensor ADM1032ARM page 12, 13 Touch Pad Int.KBD ENE KB910 SPK/JP-AMP: APA2056 3.3V 24.576MHz/48Mhz page 24 MDC1.5 SATA HDD Connector SATA 0 PATA Master page 25 page 26page 24 Dual Channel BIOS page 25 page 26 Power Circuit DC/DC RTC CKT. page 27 page 26 DC/DC Interface CKT. page 17 Power On/Off CKT. LED 3.3V 480MHz USB port 2,4 page 26 USB x 1 conn x 2 CRT & TV-out page 15page 15 LCD Conn. USB/B LS-3484P Rev1 ISKAE Sub-board SW/B LS-3482P Rev1 1.5GHz/3G 3.3V ATA-100 USB Azalia SATAI/II PATA 3.3V 33 MHz SATA HDD Connector SATA 1 page 16 page 16 USB port 0, 1 USB/B conn page 24 page 20 CardBus Controller TI PCI8412 page 19,20 5in1 Slot Slot 0 1394 port page 19 page 19 3.3V 33 MHz PCI BUS PCBGA 1466 Intel Calistoga GMCH page 7,8,9,10,11 945PM/GM NAPA Platform 2.5GHz PCI-E BUS mBGA-652 Intel ICH7-M page 16,17,18 CRT/B LS-3483P Rev1 NVIDIA NB7P-GS NB7M-SE page 16 VGA/B Conn. PCI-Express x16 with 64/128/256/512 MB VRAM (port 3) page 22 page 22 10/100/1000 LAN RTL8111B/RTL8101E RJ45/11 CONN New Card Slot page 23 USB port 3 page 24 USB1.1 Finger Print USB port 7 page 24 USB Camera USB port 6 page 24 Blue Tooth USB port 5 A A B B C C D D E E 1 1 2 2 3 3 4 4 Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAE M/B LA-3661P 0.1 Notes 337Tuesday, December 26, 2006 Compal Electronics, Inc. 2009/11/132006/10/31 Voltage Rails VIN B+ +CPU_CORE +VCCP Adapter power supply (19V) AC or battery power rail for power circuit. Core voltage for CPU 1.05V switched power rail S1 S3 S5 ON OFF ON OFF N/A N/A N/A N/AN/AN/A Power Plane Description OF F OF F ON OF F OF F OF F ON Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF. OF FON ON ON OF F ON* OF F ON ON ON OFF OFF ICH7-M SM Bus address ON ON * ON OFF OFF Board ID / SKU ID Table for AD channel ON OFF Vcc 3.3V +/- 5% 100K +/- 5%Ra Board ID Rb V min 0 1 2 3 0 8.2K +/- 5% 0 V 0.216 V 0.250 V 0.289 V 0.436 V 0.712 V 0.503 V 0.819 V 0.538 V 0.875 V AD_BID Vtyp AD_BID V AD_BID max 18K +/- 5% 33K +/- 5% 56K +/- 5% 100K +/- 5% 200K +/- 5% 3.300 V 0 V 0 V 4 5 6 7 NC 1.036 V 1.453 V 1.650 V 1.759 V 1.935 V 2.500 V 2.200 V 3.300 V 2.341 V 1.185 V 1.264 V Board ID 0 1 2 3 4 5 6 7 PCB Revision 0.1 +0.9VS 0.9V switched power rail for DDR terminator +RTCVCC RTC power +1.5VS +2.5VS +5VS +3VS +5VALW +1.8V 2.5V switched power rail +3VALW 1.8V power rail for DDR 3.3V always on power rail 5V always on power rail 3.3V switched power rail 5V switched power rail +VSB +VSB always on power rail ON ON* ONON ON ON 1.5V switched power rail BOARD ID Table SKU ID Table SKU ID 0 1 2 3 4 5 6 7 SKU BTO Option Table MIC@ BTO Item BOM Structure 0 0 0 1 0 1 1 X b16H KB910 I2C / SMBUS ADDRESSING 1 0 1 0 0 0 0 X b 98H A0H SM2 ADM0132 CPU THERMAL MONITOR HEX SM1 SMART BATTERY ADDRESS SM1 24C16 1 0 0 1 1 0 0 X b DEVICE AD20D45IN1 2 2 2 IDSEL # D4 D0 CARD BUS A,B,C PCI Device ID REQ/GNT # External PCI Devices AD20 DEVICE AD20 PIRQ 1394 1 0 1 0 0 1 0 0A4 1 0 1 0 0 0 0 0 D2 A0 CLOCK GENERATOR (EXT.) HEX DDR SO-DIMM 1 ADDRESS DDR SO-DIMM 0 1 1 0 1 0 0 1 0 DEVICE 5IN1@ A,B,C A,B,C 10 (10E) 10C 10G 10GC 10J (10EJ) 10CJ 10GJ 10GCJ MIC LAN WLAN NB BT CIR FINGER PRINT 5IN1 KS@ CIR@ OF FOF FON1.8V switched power rail+1.8VS 1000M@ 100M@ GM@ PM@ BT@ FP@ NEWCARD@NEW CARD CAMERA CAMERA@ MDC MDC@ PCMCIA PCMCIA@ 5 5 4 4 3 3 2 2 1 1 D D C C B B A A H_D#47 H_D#46 H_D#44 H_D#45 H_D#51 H_D#50 H_D#48 H_D#49 H_SMI# H_STPCLK# H_D#55 H_D#54 H_D#52 H_D#53 H_D#59 H_D#58 H_D#56 H_D#57 H_D#63 H_D#62 FAN1_ON H_D#60 H_D#61 +FAN1_VOUT CLK_CPU_BCLK H_THERMDA H_THERMTRIP# H_THERMDC CLK_CPU_BCLK# H_IERR# H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 XDP_TCK XDP_TRST# TEST1 XDP_TMS H_CPUSLP# TEST2 XDP_TDI H_PWRGOOD XDP_BPM#5 H_DPWR# H_PROCHOT# H_D#0 H_D#1 H_D#2 H_D#3 H_D#7 H_D#6 H_D#4 H_D#5 H_D#11 H_D#10 H_D#8 H_D#9 XDP_TDI XDP_TMS XDP_TRST# XDP_TCK H_DSTBN#2 XDP_BPM#5 H_DSTBP#2 H_INTR H_DSTBN#1 H_DSTBP#1 H_INIT# H_DSTBP#0 H_DSTBN#0 H_A20M# H_IGNNE# H_DSTBN#3 H_FERR# H_DSTBP#3 H_NMI H_D#15 H_D#14 H_D#12 H_D#13 H_D#19 H_D#18 H_D#16 H_D#17 H_RS#1 H_A#30 H_A#27 H_A#18 H_A#3 H_A#10 H_BNR# H_HITM# H_BR0# H_LOCK# H_A#11 H_DEFER# DBRESET# H_A#21 H_A#17 H_A#26 H_A#13 H_A#9 H_ADS# H_A#7 H_ADSTB#0 H_A#25 H_DPSLP# H_A#20 H_A#16 H_A#8 H_A#6 H_A#12 H_HIT# H_TRDY# H_A#28 H_A#29 H_ADSTB#1 H_A#23 H_REQ#0 H_RS#0 H_BPRI# H_DBSY# H_A#19 H_REQ#2 H_REQ#4 H_A#15 H_A#24 H_A#5 H_DRDY# H_RS#2 H_A#14 H_D#23 H_D#22 H_D#20 H_D#21 H_A#31 H_REQ#1 H_A#4 H_A#22 H_RESET# H_REQ#3 H_DPRSTP# H_D#27 H_D#26 H_D#24 H_D#25 H_D#31 H_D#30 H_D#28 H_D#29 H_A20M# H_NMI H_D#35 H_INTR H_IGNNE# H_STPCLK# H_D#34 H_D#32 H_D#33 H_PWRGOOD H_FERR# H_SMI# H_INIT# H_CPUSLP# H_D#39 H_D#38 H_D#36 H_D#37 H_D#43 H_D#42 H_D#40 H_D#41 H_THERMDC H_THERMDA EN_DFAN126 H_D#[0 63] 7 H_A#[3 31]7 H_REQ#[0 4]7 H_ADSTB#07 H_ADSTB#17 CLK_CPU_BCLK#14 CLK_CPU_BCLK14 H_ADS#7 H_BNR#7 H_BR0#7 H_DRDY#7 H_HIT#7 H_HITM#7 H_BPRI#7 H_DEFER#7 H_LOCK#7 H_RESET#7 H_RS#[0 2]7 H_TRDY#7 H_DBSY#7 H_DPSLP#17 H_DPRSTP#17,36 H_DPWR#7 H_CPUSLP#7 H_THERMTRIP#7,17 H_DINV#0 7 H_DINV#1 7 H_DINV#2 7 H_DINV#3 7 H_DSTBN#[0 3] 7 H_DSTBP#[0 3] 7 H_A20M# 17 H_FERR# 17 H_IGNNE# 17 H_INIT# 17 H_INTR 17 H_NMI 17 H_STPCLK# 17 H_SMI# 17 DBRESET#18 H_PWRGOOD17 FAN_SPEED126 EC_SMB_CK215,26 EC_SMB_DA215,26 +3VS +VCCP +VCCP +VCCP +5VS +3VS Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAE M/B LA-3661P 0.1 Yonah CPU in mFCPGA479 437Tuesday, December 26, 2006 2006/10/31 2009/11/13 Compal Electronics, Inc. H_THERMDA, H_THERMDC routing together. Trace width / Spacing = 10 / 10 mil Placement near to ICH7 Placement near to CPU side Place close to CPU within 500mil Thermal Sensor ADM1032ARM C176 180P_0402_50V8J @ 12 C180 180P_0402_50V8J @ 12 R594 10K_0402_5% 1 2 R90 56_0402_5% 1 2 R83 56_0402_5% 1 2 C402 180P_0402_50V8J @ 12 C225 180P_0402_50V8J @ 12 JP2 ACES_85205-03001 <BOM Structure> 1 1 2 2 3 3 GND 4 GND 5 C341 180P_0402_50V8J @ 12 C2 2200P_0402_50V7K 1 2 C403 180P_0402_50V8J @ 12 D37 1N4148_SOT23 12 R100 56_0402_5% 1 2 C B E Q50 FMMT619_SOT23 1 2 3 R102 56_0402_5% 1 2 R440 10K_0402_5% 1 2 C820 0.1U_0402_16V4Z 1 2 C633 1000P_0402_50V7K @ 1 2 R103 51_0402_5% 1 2 R98 56_0402_5% 1 2 U1 ADM1032ARM_RM8 VDD1 1 ALERT# 6 THERM# 4 GND 5 D+ 2 D- 3 SCLK 8 SDATA 7 PU5B LM358DT_SO8 P@ + 5 - 6 0 7 P 8 G 4 R674 100_0402_5% 1 2 R84 56_0402_5% 1 2 C1 0.1U_0402_16V4Z 1 2 R85 1K_0402_5%@ 1 2 R439 8.2K_0402_5% 1 2 R88 56_0402_5% 1 2 C178 180P_0402_50V8J @ 12 D36 1SS355_SOD323 12 C394 180P_0402_50V8J @ 12 C387 180P_0402_50V8J @ 12 C397 180P_0402_50V8J @ 12 C632 1000P_0402_50V7K @ 1 2 ADDR GROUP CONTROL HOST CLK MISC DATA GROUP THERMAL DIODE LEGACY CPU YONAH JP1A FOX_PZ47903-2741-42_YONAH A3# J4 A4# L4 A5# M3 A6# K5 A7# M1 A8# N2 A9# J1 A10# N3 A11# P5 A12# P2 A13# L1 A14# P4 A15# P1 A16# R1 A17# Y2 A18# U5 A19# R3 A20# W6 A21# U4 A22# Y5 A23# U2 A24# R4 A25# T5 A26# T3 A27# W3 A28# W5 A29# Y4 A30# W2 A31# Y1 REQ0# K3 REQ1# H2 REQ2# K2 REQ3# J3 REQ4# L5 ADSTB0# L2 ADSTB1# V4 BCLK0 A22 BCLK1 A21 ADS# H1 BNR# E2 BPRI# G5 BR0# F1 DEFER# H5 DRDY# F21 HIT# G6 HITM# E4 IERR# D20 LOCK# H4 RESET# B1 RS0# F3 RS1# F4 RS2# G3 TRDY# G2 BPM0# AD4 BPM1# AD3 BPM2# AD1 BPM3# AC4 DBR# C20 DBSY# E1 DPSLP# B5 DPWR# D24 PRDY# AC2 PREQ# AC1 PROCHOT# D21 PWRGOOD D6 SLP# D7 TCK AC5 TDI AA6 TDO AB3 TEST1 C26 TEST2 D25 TMS AB5 TRST# AB6 THERMDA A24 THERMDC A25 THERMTRIP# C7 D0# E22 D1# F24 D2# E26 D3# H22 D4# F23 D5# G25 D6# E25 D7# E23 D8# K24 D9# G24 D10# J24 D11# J23 D12# H26 D13# F26 D14# K22 D15# H25 D16# N22 D17# K25 D18# P26 D19# R23 D20# L25 D21# L22 D22# L23 D23# M23 D24# P25 D25# P22 D26# P23 D27# T24 D28# R24 D29# L26 D30# T25 D31# N24 D32# AA23 D33# AB24 D34# V24 D35# V26 D36# W25 D37# U23 D38# U25 D39# U22 D40# AB25 D41# W22 D42# Y23 D43# AA26 D44# Y26 D45# Y22 D46# AC26 D47# AA24 D48# AC22 D49# AC23 D50# AB22 D51# AA21 D52# AB21 D53# AC25 D54# AD20 D55# AE22 D56# AF23 D57# AD24 D58# AE21 D59# AD21 D60# AE25 D61# AF25 D62# AF22 D63# AF26 DINV0# J26 DINV1# M26 DINV2# V23 DINV3# AC20 DSTBN0# H23 DSTBN1# M24 DSTBN2# W24 DSTBN3# AD23 DSTBP0# G22 DSTBP1# N25 DSTBP2# Y25 DSTBP3# AE24 A20M# A6 FERR# A5 IGNNE# C4 INIT# B3 LINT0 C6 LINT1 B4 STPCLK# D5 SMI# A3 DPRSTP# E5 5 5 4 4 3 3 2 2 1 1 D D C C B B A A VSSSENSE CPU_VID1 H_PSI# CPU_VID0 CPU_VID3 CPU_VID4 CPU_VID2 CPU_VID5 CPU_VID6 COMP3 COMP2 COMP1 CPU_BSEL1 CPU_BSEL2 VCCSENSE COMP0 VSSSENSE VCCSENSE CPU_BSEL0 H_PSI#36 CPU_VID036 CPU_VID136 CPU_VID236 CPU_VID336 CPU_VID436 CPU_VID536 CPU_VID636 CPU_BSEL014 CPU_BSEL114 CPU_BSEL214 VCCSENSE36 VSSSENSE36 +VCCP +CPU_CORE +VCCP +V_CPU_GTLREF +V_CPU_GTLREF +1.5VS +CPU_CORE +CPU_CORE Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAE M/B LA-3661P 0.1 Yonah CPU in mFCPGA479 537Tuesday, December 26, 2006 2006/10/31 2009/11/13 Compal Electronics, Inc. Close to CPU pin AD26 within 500mils. Length match within 25 mils The trace width 18 mils space 7 mils CPU_BSEL CPU_BSEL2 CPU_BSEL1 133 166 00 0 1 CPU_BSEL0 1 1 Resistor placed within 0.5" of CPU pin.Trace should be at least 25 mils away from any other toggling signal. Close to CPU pin within 500mils. R329 54.9_0402_1% 12 C406 10U_0805_10V4Z 1 2 R328 27.4_0402_1% 12 R104 54.9_0402_1% 12 C408 0.01U_0402_16V7K 1 2 R105 27.4_0402_1% 12 POWER, GROUND YONAH JP1C FOX_PZ47903-2741-42_YONAH VCC AE18 VCC AE17 VCC AB15 VCC AA15 VCC AD15 VCC AC15 VCC AF15 VCC AE15 VCC AB14 VCC AA13 VCC AD14 VCC AC13 VCC AF14 VCC AE13 VCC AB12 VCC AA12 VCC AD12 VCC AC12 VCC AF12 VCC AE12 VCC AB10 VCC AB9 VCC AA10 VCC AA9 VCC AD10 VCC AD9 VCC AC10 VCC AC9 VCC AF10 VCC AF9 VCC AE10 VCC AE9 VCC AB7 VCC AA7 VCC AD7 VCC AC7 VCC B20 VCC A20 VCC F20 VCC E20 VCC B18 VCC B17 VCC A18 VCC A17 VCC D18 VCC D17 VCC C18 VCC C17 VCC F18 VCC F17 VCC E18 VCC E17 VCC B15 VCC A15 VCC D15 VCC C15 VCC F15 VCC E15 VSS K1 VSS J2 VSS M2 VSS N1 VSS T1 VSS R2 VSS V2 VSS W1 VSS A26 VSS D26 VSS C25 VSS F25 VSS B24 VSS A23 VSS D23 VSS E24 VSS B21 VSS C22 VSS F22 VSS E21 VSS B19 VSS A19 VSS D19 VSS C19 VSS F19 VSS E19 VSS B16 VSS A16 VSS D16 VSS C16 VSS F16 VSS E16 VSS B13 VSS A14 VSS D13 VSS C14 VSS F13 VSS E14 VSS B11 VSS A11 VSS D11 VSS C11 VSS F11 VSS E11 VSS B8 VSS A8 VSS D8 VSS C8 VSS F8 VSS E8 VSS G26 VSS K26 VSS J25 VSS M25 VSS N26 VSS T26 VSS R25 VSS V25 VSS W26 VSS H24 VSS G23 VSS K23 VSS L24 VSS P24 VSS N23 VSS T23 VSS U24 VSS Y24 VSS W23 VSS H21 VSS J22 VSS M22 VSS L21 VSS P21 VSS R22 VSS V22 VSS U21 VSS Y21 VCC B14 VCC A13 VCC D14 VCC C13 VCC F14 VCC E13 VCC B12 VCC A12 VCC D12 VCC C12 VCC F12 VCC E12 VCC B10 VCC B9 VCC A10 VCC A9 VCC D10 VCC D9 VCC C10 VCC C9 VCC F10 VCC F9 VCC E10 VCC E9 VCC B7 VCC F7 VCC A7 POWER, GROUNG, RESERVED SIGNALS AND NC YONAH JP1B FOX_PZ47903-2741-42_YONAH PSI# AE6 GTLREF AD26 VCCSENSE AF7 VCCA B26 VCC AB20 VCC AA20 VCC AF20 VCC AE20 VCC AB18 VCC AB17 VCC AA18 VCC AA17 VCC AD18 VCC AD17 VCC AC18 VCC AC17 VCC AF18 VCC AF17 RSVD T22 RSVD V3 RSVD B2 RSVD C3 VSS AB26 VSS AA25 VSS AD25 VSS AE26 VSS AB23 VSS AC24 VSS AF24 VSS AE23 VSS AA22 VSS AD22 VSS AC21 VSS AF21 VSS AB19 VSS AA19 VSS AD19 VSS AC19 VSS AF19 VSS AE19 VSS AB16 VSS AA16 VSS AD16 VSS AC16 VSS AF16 VSS AE16 VSS AB13 VSS AA14 VSS AD13 VSS AC14 VSS AF13 VSS AE14 VSS AB11 VSS AA11 VSS AD11 VSS AC11 VSS AF11 VSS AE11 VSS AB8 VSS AA8 VSS AD8 VSS AC8 VSS AF8 VSS AE8 VSS AA5 VSS AD5 VSS AC6 VSS AF6 VSS AB4 VSS AC3 VSS AF3 VSS AE4 VSS AB1 VSS AA2 VSS AD2 VSS AE1 VSS B6 VSS C5 VSS F5 VSS E6 VSS H6 VSS J5 VSS M5 VSS L6 VSS P6 VSS R5 VSS V5 VSS U6 VSS Y6 VSS A4 VSS D4 VSS E3 VSS H3 VSS G4 VSS K4 VSS L3 VSS P3 VSS N4 VSS T4 VSS U3 VSS Y3 VSS W4 VSS D1 VSS C2 VSS F2 VSS G1 RSVD B25 VSSSENSE AE7 VCCP K6 VCCP J6 VCCP M6 VCCP N6 VCCP T6 VCCP R6 VCCP K21 VCCP J21 VCCP M21 VCCP N21 VCCP T21 VCCP R21 VCCP V21 VCCP W21 VCCP V6 VCCP G21 VID0 AD6 VID1 AF5 VID2 AE5 VID3 AF4 VID4 AE3 VID5 AF2 VID6 AE2 BSEL0 B22 BSEL1 B23 BSEL2 C21 COMP0 R26 COMP1 U26 COMP2 U1 COMP3 V1 RSVD C23 RSVD C24 RSVD AA1 RSVD AA4 RSVD AB2 RSVD AA3 RSVD M4 RSVD N5 RSVD T2 RSVD D2 RSVD F6 RSVD D3 RSVD C1 RSVD AF1 RSVD D22 VCC E7 R135 2K_0402_1% 12 R138 1K_0402_1% 12 R136 100_0402_1% 1 2 R137 100_0402_1% 1 2 5 5 4 4 3 3 2 2 1 1 D D C C B B A A +VCCP +CPU_CORE +CPU_CORE +CPU_CORE +CPU_CORE +CPU_CORE Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAE M/B LA-3661P 0.1 CPU Bypass capacitors 637Tuesday, December 26, 2006 2006/10/31 2009/11/13 Compal Electronics, Inc. Mid Frequence Decoupling 10uF X32 PCS ESR <= 1.5m ohm Capacitor > 1980uF 330uF ESR 9m ohm X 6 PCS South Side Secondary Place these inside socket cavity on Bottom layer (North side Secondary) North Side Secondary + C51 330U_D2E_2.5VM_R9@ 1 2 C20 10U_0805_6.3V6M 1 2 C48 10U_0805_6.3V6M 1 2 C62 0.1U_0402_16V4Z 1 2 C30 10U_0805_6.3V6M 1 2 C36 10U_0805_6.3V6M 1 2 C38 10U_0805_6.3V6M 1 2 C60 0.1U_0402_16V4Z 1 2 + C50 330U_D2E_2.5VM_R9 1 2 C44 10U_0805_6.3V6M 1 2 C25 10U_0805_6.3V6M 1 2 C57 0.1U_0402_16V4Z 1 2 C37 10U_0805_6.3V6M 1 2 C22 10U_0805_6.3V6M 1 2 + C53 330U_D2E_2.5VM_R9@ 1 2 C26 10U_0805_6.3V6M 1 2 C61 0.1U_0402_16V4Z 1 2 C28 10U_0805_6.3V6M 1 2 C29 10U_0805_6.3V6M 1 2 C31 10U_0805_6.3V6M 1 2 C49 10U_0805_6.3V6M 1 2 C40 10U_0805_6.3V6M 1 2 C45 10U_0805_6.3V6M 1 2 + C55 330U_D2E_2.5VM_R9 1 2 C59 0.1U_0402_16V4Z 1 2 C39 10U_0805_6.3V6M 1 2 C43 10U_0805_6.3V6M 1 2 C33 10U_0805_6.3V6M 1 2 C24 10U_0805_6.3V6M 1 2 C19 10U_0805_6.3V6M 1 2 C34 10U_0805_6.3V6M 1 2 C42 10U_0805_6.3V6M 1 2 + C56 330U_D2E_2.5VM_R9 1 2 C41 10U_0805_6.3V6M 1 2 C23 10U_0805_6.3V6M 1 2 C18 10U_0805_6.3V6M 1 2 + C54 330U_D2E_2.5VM_R9 1 2 + C52 330U_D2E_2.5VM_R9 1 2 C58 0.1U_0402_16V4Z 1 2 C47 10U_0805_6.3V6M 1 2 C35 10U_0805_6.3V6M 1 2 C27 10U_0805_6.3V6M 1 2 C46 10U_0805_6.3V6M 1 2 C32 10U_0805_6.3V6M 1 2 C21 10U_0805_6.3V6M 1 2 5 5 4 4 3 3 2 2 1 1 D D C C B B A A H_SWNG0 H_VREF DDR_TS H_RS#0 H_ADSTB#1 H_SWNG1 H_XRCOMP H_REQ#0 DDR_CKE0_DIMMA M_CLK_DDR3 H_HIT# H_DSTBP#0 H_REQ#4 H_SWNG0 DDR_CKE1_DIMMA H_BNR# H_REQ#2 M_ODT1 H_DSTBP#2 CLK_MCH_3GPLL M_CLK_DDR#0 H_REQ#3 H_DINV#2 CLK_MCH_BCLK# H_REQ#1 H_YSCOMP MCH_CLKSEL0 DDR_CKE3_DIMMB H_BPRI# H_DINV#0 M_CLK_DDR#1 H_CPUSLP# H_DPWR# H_ADS# H_DSTBP#3 H_DSTBN#3 CLK_MCH_BCLK PLTRST_R# CFG19 DDR_CS1_DIMMA# SMRCOMPN H_DSTBP#1 H_DINV#3 H_RS#2 H_ADSTB#0 DDR_CKE2_DIMMB H_LOCK# H_RESET# M_ODT3 M_CLK_DDR#2 H_DBSY# H_BR0# H_DSTBN#1 H_DSTBN#0 CLK_MCH_3GPLL# H_DSTBN#2 H_RS#1 H_XSCOMP MCH_CLKSEL2 DDR_CS0_DIMMA# SMRCOMPP M_CLK_DDR#3 PM_BMBUSY# DDR_CS3_DIMMB# H_HITM# H_DRDY# DDR_TS DDR_CS2_DIMMB# M_ODT2 M_ODT0 H_DEFER# H_TRDY# H_DINV#1 H_THERMTRIP# M_CLK_DDR2 M_CLK_DDR1 M_CLK_DDR0 H_YRCOMP DPRSLPVR MCH_CLKSEL1H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#11 H_D#13 H_D#9 H_D#14 H_D#8 H_D#15 H_D#12 H_D#10 H_D#19 H_D#21 H_D#17 H_D#22 H_D#16 H_D#23 H_D#20 H_D#18 H_D#27 H_D#29 H_D#25 H_D#30 H_D#24 H_D#31 H_D#28 H_D#26 H_D#35 H_D#37 H_D#33 H_D#38 H_D#32 H_D#39 H_D#36 H_D#34 H_D#43 H_D#45 H_D#41 H_D#46 H_D#40 H_D#47 H_D#44 H_D#42 H_D#51 H_D#53 H_D#49 H_D#54 H_D#48 H_D#52 H_D#50 H_D#55 H_D#59 H_D#61 H_D#57 H_D#62 H_D#56 H_D#63 H_D#60 H_D#58 H_SWNG1 H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#11 H_A#8 H_A#10 H_A#12 H_A#9 H_A#13 H_A#15 H_A#17 H_A#14 H_A#21 H_A#18 H_A#20 H_A#22 H_A#19 H_A#26 H_A#23 H_A#25 H_A#27 H_A#24 H_A#31 H_A#28 H_A#30 H_A#29 H_A#16 PWROK MCH_CLKREQ# +SM_VREF0 H_VREF CFG19 DMI_RXP3 DMI_RXN2 DMI_RXP2 DMI_TXP2 DMI_TXP3 DMI_TXN3 DMI_RXN3 DMI_TXN2 DMI_RXP1 DMI_RXP0 DMI_RXN0 DMI_RXN1 DMI_TXP0 DMI_TXP1 DMI_TXN0 DMI_TXN1 H_D#[0 63]4 H_A#[3 31] 4 H_REQ#[0 4] 4 H_ADSTB#1 4 H_ADSTB#0 4 CLK_MCH_BCLK# 14 CLK_MCH_BCLK 14 H_DSTBN#[0 3] 4 H_DSTBP#[0 3] 4 H_DINV#0 4 H_DINV#1 4 H_DINV#2 4 H_DINV#3 4 H_RESET# 4 H_ADS# 4 H_TRDY# 4 H_DPWR# 4 H_DRDY# 4 H_DEFER# 4 H_BR0# 4 H_BNR# 4 H_BPRI# 4 H_DBSY# 4 H_CPUSLP# 4 H_HITM# 4 H_HIT# 4 H_LOCK# 4 H_RS#[0 2] 4 M_CLK_DDR012 M_CLK_DDR112 M_CLK_DDR213 M_CLK_DDR313 M_CLK_DDR#012 M_CLK_DDR#112 M_CLK_DDR#213 M_CLK_DDR#313 DDR_CS0_DIMMA#12 DDR_CS1_DIMMA#12 DDR_CS2_DIMMB#13 DDR_CS3_DIMMB#13 DDR_CKE0_DIMMA12 DDR_CKE1_DIMMA12 DDR_CKE2_DIMMB13 DDR_CKE3_DIMMB13 M_ODT012 M_ODT112 M_ODT213 M_ODT313 PM_BMBUSY#18 H_THERMTRIP#4,17 PLT_RST#15,18,22,25,27 MCH_ICH_SYNC#18 MCH_CLKSEL0 14 MCH_CLKSEL2 14 MCH_CLKSEL1 14 CLK_MCH_3GPLL 14 CLK_MCH_3GPLL# 14 DPRSLPVR18,36 MCH_CLKREQ# 14 CLK_MCH_DREFCLK# 14 CLK_MCH_DREFCLK 14 CLK_PCIE_GMCH# 14 CLK_PCIE_GMCH 14 PWROK18,26 DDR_TS12,13 DMI_TXN018 DMI_TXN118 DMI_TXN218 DMI_TXN318 DMI_TXP018 DMI_TXP118 DMI_TXP218 DMI_TXP318 DMI_RXN018 DMI_RXN118 DMI_RXN218 DMI_RXN318 DMI_RXP018 DMI_RXP118 DMI_RXP218 DMI_RXP318 +VCCP +VCCP+VCCP +VCCP +3VS +1.8V +3VS +1.8V +SM_VREF1 +1.8V +SM_VREF0 +SM_VREF1 +SM_VREF0 Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAA M/B LA-3661P 0.1 Calistoga (1/5) 737Tuesday, December 26, 2006 2006/11/05 2009/11/05 Compal Electronics, Inc. Layout Note: H_XRCOMP / H_YRCOMP / H_VREF / H_SWNG0 / H_SWNG1 trace width and spacing is 18/20. L H_XSCOMP/H_YSCOMP trace width and spacing is 5/20. CFG11 1 = Calistoga 0 = Reserved * CFG[13:12] 1 = PCIE/SDVO are operating simu. CFG19 (Default) CFG20 CFG18 * * 10 = All Z Mode Enabled (Default) SDVO_CTRLDATA * 1 = DMI Lane Reversal Enable (Default) * 1 = Dynamic ODT Enabled (Default) (Default) 00 = Reserved 1 = 1.5V 0 = No SDVO Device Present * * (Default) 0 = Normal Operation 0 = Only PCIE or SDVO is operational. 0 = Dynamic ODT Disabled (PCIE/SDVO select) 01 = XOR Mode Enabled CFG16 0 = 1.05V 1 = SDVO Device Present 11 = Normal Operation * 0 = DMI x 2 (Default)1 = Mobile Yonah CPU 011 = 667MT/s FSB 1 = Normal Operation CFG5 * 0 = Lane Reversal Enable 1 = DMI x 4 CFG9 001 = 533MT/s FSB CFG7 CFG[2:0] * (Default) (Default) 0 = Reserved Strap Pin Table CFG[3:17] have internal pull up CFG[19:18] have internal pull down Layout Note: +SM_VREF0 & +SM_VREF1 trace width and spacing is 20/20. 15mils 15mils (Default) Refer Strap Pin Table Lane Reversal Polarity Reversal Modified C836 0.1U_0402_16V4Z 1 2 R696 1K_0402_1% 12 C833 0.1U_0402_16V4Z 1 2 R702 200_0402_1% 12 HOST U6A CALISTOGA_FCBGA1466~D PMR3@ HD0# F1 HD1# J1 HD2# H1 HD3# J6 HD4# H3 HD5# K2 HD6# G1 HD7# G2 HD8# K9 HD9# K1 HD10# K7 HD11# J8 HD12# H4 HD13# J3 HD14# K11 HD15# G4 HD16# T10 HD17# W11 HD18# T3 HD19# U7 HD20# U9 HD21# U11 HD22# T11 HD23# W9 HD24# T1 HD25# T8 HD26# T4 HD27# W7 HD28# U5 HD29# T9 HD30# W6 HD31# T5 HD32# AB7 HD33# AA9 HD34# W4 HD35# W3 HD36# Y3 HD37# Y7 HD38# W5 HD39# Y10 HD40# AB8 HD41# W2 HD42# AA4 HD43# AA7 HD44# AA2 HD45# AA6 HD46# AA10 HD47# Y8 HD48# AA1 HD49# AB4 HD50# AC9 HD51# AB11 HD52# AC11 HD53# AB3 HD54# AC2 HD55# AD1 HD56# AD9 HD57# AC1 HD58# AD7 HD59# AC6 HD60# AB5 HD61# AD10 HD62# AD4 HD63# AC8 HVREF1 K13 HXRCOMP E1 HXSCOMP E2 HYRCOMP Y1 HYSCOMP U1 HXSWING E4 HYSWING W1 HA3# H9 HA4# C9 HA5# E11 HA6# G11 HA7# F11 HA8# G12 HA9# F9 HA10# H11 HA11# J12 HA12# G14 HA13# D9 HA14# J14 HA15# H13 HA16# J15 HA17# F14 HA18# D12 HA19# A11 HA20# C11 HA21# A12 HA22# A13 HA23# E13 HA24# G13 HA25# F12 HA26# B12 HA27# B14 HA28# C12 HA29# A14 HA30# C14 HA31# D14 HREQ#0 D8 HREQ#1 G8 HREQ#2 B8 HREQ#3 F8 HREQ#4 A8 HADSTB#0 B9 HADSTB#1 C13 HRS0# B4 HRS1# E6 HRS2# D6 HCLKN AG1 HCLKP AG2 HDINV#0 J7 HDINV#1 W8 HDINV#2 U3 HDINV#3 AB10 HDSTBN#0 K4 HDSTBN#1 T7 HDSTBN#2 Y5 HDSTBN#3 AC4 HDSTBP#0 K3 HDSTBP#1 T6 HDSTBP#2 AA5 HDSTBP#3 AC5 HCPURST# B7 HADS# E8 HTRDY# E7 HDPWR# J9 HDRDY# H8 HDEFER# C3 HHITM# D4 HHIT# D3 HLOCK# B3 HBREQ0# C7 HBNR# C6 HBPRI# F6 HDBSY# A7 HCPUSLP# E3 HVREF0 J13 R694 24.9_0402_1% 12 R703 100_0402_1% 12 R699 221_0603_1% 12 C834 0.1U_0402_16V4Z 1 2 R693 24.9_0402_1% 12 R705 1K_0402_1% 12 R698 221_0603_1% 12 R688 80.6_0402_1% 1 2 C832 0.1U_0402_16V4Z 1 2 R701 1K_0402_5% 12 R697 100_0402_1% 12 DMI DDR MUXING CFG PM CLKNC RESERVED U6B CALISTOGA_FCBGA1466~D PMR3@ DMIRXN0 AE35 DMIRXN1 AF39 DMIRXN2 AG35 DMIRXN3 AH39 DMIRXP0 AC35 DMIRXP1 AE39 DMIRXP2 AF35 DMIRXP3 AG39 DMITXN0 AE37 DMITXN1 AF41 DMITXN2 AG37 DMITXN3 AH41 DMITXP0 AC37 DMITXP1 AE41 DMITXP2 AF37 DMITXP3 AG41 SM_CK0 AY35 SM_CK1 AR1 SM_CK2 AW7 SM_CK3 AW40 SM_CK0# AW35 SM_CK1# AT1 SM_CK2# AY7 SM_CK3# AY40 SM_OCDCOMP0 AL20 SM_OCDCOMP1 AF10 SM_ODT0 BA13 SM_ODT1 BA12 SM_ODT2 AY20 SM_ODT3 AU21 SM_RCOMPN AV9 SM_RCOMPP AT9 SM_VREF0 AK1 SM_VREF1 AK41 SM_CKE0 AU20 SM_CKE1 AT20 SM_CKE2 BA29 SM_CKE3 AY29 SM_CS0# AW13 SM_CS1# AW12 SM_CS2# AY21 SM_CS3# AW21 CFG16 G18 CFG1 K18 CFG2 J18 CFG3 F18 CFG4 E15 CFG5 F15 CFG6 E18 CFG7 D19 CFG8 D16 CFG9 G16 CFG10 E16 CFG11 D15 CFG12 G15 CFG13 K15 CFG14 C15 CFG15 H16 CFG0 K16 CFG17 H15 CFG18 J25 CFG19 K27 CFG20 J26 G_CLKP AG33 G_CLKN AF33 D_REF_CLKN A27 D_REF_CLKP A26 D_REF_SSCLKN C40 D_REF_SSCLKP D41 NC0 A3 NC1 A39 NC2 A4 NC3 A40 NC4 AW1 NC5 AW41 NC6 AY1 NC7 BA1 NC8 BA2 NC9 BA3 NC10 BA39 NC11 BA40 NC12 BA41 NC13 C1 NC14 AY41 NC15 B2 NC16 B41 NC17 C41 NC18 D1 PM_BMBUSY# G28 PM_EXTTS0# F25 PM_EXTTS1# H26 PM_THERMTRIP# G6 PWROK AH33 RSTIN# AH34 RESERVED1 T32 RESERVED2 R32 RESERVED3 F3 RESERVED4 F7 RESERVED5 AG11 RESERVED6 AF11 RESERVED7 H7 RESERVED8 J19 RESERVED9 A41 RESERVED10 A34 RESERVED11 D28 RESERVED12 D27 RESERVED13 A35 ICH_SYNC# K28 CLK_REQ# H32 C835 0.1U_0402_16V4Z 1 2 R695 1K_0402_1% 12 R687 10K_0402_5% 1 2 R690 54.9_0402_1% 12 R700 1K_0402_1% 12 R704 100_0402_1% 12 R691 54.9_0402_1% 12 R689 80.6_0402_1% 1 2 R692 100_0402_1% 12 5 5 4 4 3 3 2 2 1 1 D D C C B B A A DDR_B_D11 DDR_B_D57 DDR_B_D46 DDR_B_D7 DDR_B_D0 DDR_B_D44 DDR_B_D40 DDR_B_D30 DDR_B_D27 DDR_B_D15 DDR_B_D3 DDR_B_D35 DDR_B_D25 DDR_B_D23 DDR_B_D49 DDR_B_D37 DDR_B_D19 DDR_B_D48 DDR_B_D47 DDR_B_D36 DDR_B_D18 DDR_B_D8 DDR_B_D62 DDR_B_D60 DDR_B_D9 DDR_B_D2 DDR_B_D52 DDR_B_D50 DDR_B_D22 DDR_B_D56 DDR_B_D51 DDR_B_D39 DDR_B_D28 DDR_B_D17 DDR_B_D45 DDR_B_D6 DDR_B_D61 DDR_B_D58 DDR_B_D1 DDR_B_D54 DDR_B_D41 DDR_B_D31 DDR_B_D12 DDR_B_D5 DDR_B_D38 DDR_B_D32 DDR_B_D20 DDR_B_D16 DDR_B_D14 DDR_B_D33 DDR_B_D63 DDR_B_D59 DDR_B_D42 DDR_B_D55 DDR_B_D53 DDR_B_D43 DDR_B_D29 DDR_B_D26 DDR_B_D13 DDR_B_D4 DDR_B_BS#2 DDR_B_D34 DDR_B_D24 DDR_B_D21 DDR_B_D10 DDR_B_WE# DDR_B_RAS# DDR_A_D35 DDR_A_D15 DDR_A_D14 DDR_A_D21 DDR_A_BS#2 DDR_A_D28 DDR_A_D11 DDR_A_D7 DDR_A_WE# DDR_A_D31 DDR_A_D16 DDR_A_D59 DDR_A_D56 DDR_A_D42 DDR_A_D25 DDR_A_D9 DDR_A_D60 DDR_A_D55 DDR_A_D13 DDR_A_D0 DDR_A_D62 DDR_A_D3 DDR_A_D1 DDR_A_D41 DDR_A_D20 DDR_A_D43 DDR_A_D24 DDR_A_CAS# DDR_A_D54 DDR_A_D52 DDR_A_D33 DDR_A_D12 DDR_A_D19 DDR_A_D46 DDR_A_D23 DDR_A_D18 DDR_A_D63 DDR_A_D34 DDR_A_D26 DDR_A_D22 DDR_A_D27 DDR_A_D2 DDR_A_D32 DDR_A_D6 DDR_A_D49 DDR_A_D47 DDR_A_D58 DDR_A_D40 DDR_A_D36 DDR_A_D5 DDR_A_D48 DDR_A_D10 DDR_A_D8 DDR_A_D57 DDR_A_D39 DDR_A_D37 DDR_A_D30 DDR_A_D4 DDR_A_D45 DDR_A_D53 DDR_A_D51 DDR_A_D17 DDR_A_D38 DDR_A_D29 DDR_A_D44 DDR_A_D50 DDR_A_D61 DDR_A_DQS6 DDR_B_DQS7 DDR_B_MA9 DDR_A_MA13 DDR_A_MA7 DDR_A_DM1 DDR_A_MA5 DDR_A_DM7 DDR_B_MA0 DDR_A_DQS7 DDR_A_DM5 DDR_B_MA7 DDR_B_DQS#1 DDR_B_DQS0 DDR_B_DM3 DDR_B_DQS1 DDR_B_DM1 DDR_A_BS#0 DDR_A_DQS#6 DDR_B_DQS5 DDR_B_DM0 DDR_A_MA4 DDR_A_MA8 DDR_A_DQS#7 DDR_A_MA10 DDR_A_DQS5 DDR_A_DM2 DDR_A_DQS0 DDR_B_MA2 DDR_B_MA13 DDR_B_DM5 DDR_B_DQS#5 DDR_B_DQS#7 DDR_B_BS#1 DDR_A_DQS#1 DDR_A_MA2 DDR_B_MA4 DDR_A_DQS#5 DDR_B_DM6 DDR_B_DQS4 DDR_A_DQS1 DDR_A_MA9 DDR_A_DQS4 DDR_A_DM0 DDR_A_MA0 DDR_B_MA5 DDR_A_DM4 DDR_A_DQS#2 DDR_A_DQS3 DDR_B_MA3 DDR_A_MA11 DDR_B_MA11 DDR_B_BS#0 DDR_A_DM6 DDR_B_MA6DDR_A_MA6 DDR_B_DQS#4 DDR_B_DQS3 DDR_B_DQS#3 DDR_A_DQS#0 DDR_A_DM3 DDR_A_MA3 DDR_A_MA12 DDR_B_MA8 DDR_A_DQS2 DDR_B_DQS#0 DDR_B_MA10 DDR_B_DM7 DDR_A_MA1 DDR_B_MA12 DDR_B_DQS#2 DDR_B_DM4 DDR_B_DQS#6 DDR_B_MA1 DDR_B_DQS2 DDR_B_DQS6 DDR_B_DM2 DDR_A_DQS#3 DDR_A_DQS#4 DDR_A_RAS# DDR_B_CAS# DDR_A_BS#1 DDR_A_BS#012 DDR_A_BS#112 DDR_A_BS#212 DDR_A_DM[0 7]12 DDR_A_DQS[0 7]12 DDR_A_DQS#[0 7]12 DDR_A_MA[0 13]12 DDR_A_CAS#12 DDR_A_RAS#12 DDR_A_WE#12 DDR_B_BS#013 DDR_B_BS#113 DDR_B_BS#213 DDR_B_DM[0 7]13 DDR_B_DQS[0 7]13 DDR_B_DQS#[0 7]13 DDR_B_MA[0 13]13 DDR_B_CAS#13 DDR_B_RAS#13 DDR_B_WE#13 DDR_A_D[0 63] 12 DDR_B_D[0 63] 13 Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAA M/B LA-3661P 0.1 Calistoga (2/5) 837Tuesday, December 26, 2006 2006/11/05 2009/11/05 Compal Electronics, Inc. DDR SYS MEMORY B U6E CALISTOGA_FCBGA1466~D PMR3@ SB_DQ0 AK39 SB_DQ1 AJ37 SB_DQ2 AP39 SB_DQ3 AR41 SB_DQ4 AJ38 SB_DQ5 AK38 SB_DQ6 AN41 SB_DQ7 AP41 SB_DQ8 AT40 SB_DQ9 AV41 SB_DQ10 AU38 SB_DQ11 AV38 SB_DQ12 AP38 SB_DQ13 AR40 SB_DQ14 AW38 SB_DQ15 AY38 SB_DQ16 BA38 SB_DQ17 AV36 SB_DQ18 AR36 SB_DQ19 AP36 SB_DQ20 BA36 SB_DQ21 AU36 SB_DQ22 AP35 SB_DQ23 AP34 SB_DQ24 AY33 SB_DQ25 BA33 SB_DQ26 AT31 SB_DQ27 AU29 SB_DQ28 AU31 SB_DQ29 AW31 SB_DQ30 AV29 SB_DQ31 AW29 SB_DQ32 AM19 SB_DQ33 AL19 SB_DQ34 AP14 SB_DQ35 AN14 SB_DQ36 AN17 SB_DQ37 AM16 SB_DQ38 AP15 SB_DQ39 AL15 SB_DQ40 AJ11 SB_DQ41 AH10 SB_DQ42 AJ9 SB_DQ43 AN10 SB_DQ44 AK13 SB_DQ45 AH11 SB_DQ46 AK10 SB_DQ47 AJ8 SB_DQ48 BA10 SB_DQ49 AW10 SB_DQ50 BA4 SB_DQ51 AW4 SB_DQ52 AY10 SB_DQ53 AY9 SB_DQ54 AW5 SB_DQ55 AY5 SB_DQ56 AV4 SB_DQ57 AR5 SB_DQ58 AK4 SB_DQ59 AK3 SB_DQ60 AT4 SB_DQ61 AK5 SB_DQ62 AJ5 SB_DQ63 AJ3 SB_BS0 AT24 SB_BS1 AV23 SB_BS2 AY28 SB_CAS# AR24 SB_RAS# AU23 SB_WE# AR27 SB_RCVENIN# AK16 SB_RCVENOUT# AK18 SB_DM0 AK36 SB_DM1 AR38 SB_DM2 AT36 SB_DM3 BA31 SB_DM4 AL17 SB_DM5 AH8 SB_DM6 BA5 SB_DM7 AN4 SB_DQS0 AM39 SB_DQS1 AT39 SB_DQS2 AU35 SB_DQS3 AR29 SB_DQS4 AR16 SB_DQS5 AR10 SB_DQS6 AR7 SB_DQS7 AN5 SB_DQS0# AM40 SB_DQS1# AU39 SB_DQS2# AT35 SB_DQS3# AP29 SB_DQS4# AP16 SB_DQS5# AT10 SB_DQS6# AT7 SB_DQS7# AP5 SB_MA0 AY23 SB_MA1 AW24 SB_MA2 AY24 SB_MA3 AR28 SB_MA4 AT27 SB_MA5 AT28 SB_MA6 AU27 SB_MA7 AV28 SB_MA8 AV27 SB_MA9 AW27 SB_MA10 AV24 SB_MA11 BA27 SB_MA12 AY27 SB_MA13 AR23 DDR SYS MEMORY A U6D CALISTOGA_FCBGA1466~D PMR3@ SA_DQ0 AJ35 SA_DQ1 AJ34 SA_DQ2 AM31 SA_DQ3 AM33 SA_DQ4 AJ36 SA_DQ5 AK35 SA_DQ6 AJ32 SA_DQ7 AH31 SA_DQ8 AN35 SA_DQ9 AP33 SA_DQ10 AR31 SA_DQ11 AP31 SA_DQ12 AN38 SA_DQ13 AM36 SA_DQ14 AM34 SA_DQ15 AN33 SA_DQ16 AK26 SA_DQ17 AL27 SA_DQ18 AM26 SA_DQ19 AN24 SA_DQ20 AK28 SA_DQ21 AL28 SA_DQ22 AM24 SA_DQ23 AP26 SA_DQ24 AP23 SA_DQ25 AL22 SA_DQ26 AP21 SA_DQ27 AN20 SA_DQ28 AL23 SA_DQ29 AP24 SA_DQ30 AP20 SA_DQ31 AT21 SA_DQ32 AR12 SA_DQ33 AR14 SA_DQ34 AP13 SA_DQ35 AP12 SA_DQ36 AT13 SA_DQ37 AT12 SA_DQ38 AL14 SA_DQ39 AL12 SA_DQ40 AK9 SA_DQ41 AN7 SA_DQ42 AK8 SA_DQ43 AK7 SA_DQ44 AP9 SA_DQ45 AN9 SA_DQ46 AT5 SA_DQ47 AL5 SA_DQ48 AY2 SA_DQ49 AW2 SA_DQ50 AP1 SA_DQ51 AN2 SA_DQ52 AV2 SA_DQ53 AT3 SA_DQ54 AN1 SA_DQ55 AL2 SA_DQ56 AG7 SA_DQ57 AF9 SA_DQ58 AG4 SA_DQ59 AF6 SA_DQ60 AG9 SA_DQ61 AH6 SA_DQ62 AF4 SA_DQ63 AF8 SA_BS0 AU12 SA_BS1 AV14 SA_BS2 BA20 SA_CAS# AY13 SA_RAS# AW14 SA_WE# AY14 SA_RCVENIN# AK23 SA_RCVENOUT# AK24 SA_DM0 AJ33 SA_DM1 AM35 SA_DM2 AL26 SA_DM3 AN22 SA_DM4 AM14 SA_DM5 AL9 SA_DM6 AR3 SA_DM7 AH4 SA_DQS0 AK33 SA_DQS1 AT33 SA_DQS2 AN28 SA_DQS3 AM22 SA_DQS4 AN12 SA_DQS5 AN8 SA_DQS6 AP3 SA_DQS7 AG5 SA_DQS0# AK32 SA_DQS1# AU33 SA_DQS2# AN27 SA_DQS3# AM21 SA_DQS4# AM12 SA_DQS5# AL8 SA_DQS6# AN3 SA_DQS7# AH5 SA_MA0 AY16 SA_MA1 AU14 SA_MA2 AW16 SA_MA3 BA16 SA_MA4 BA17 SA_MA5 AU16 SA_MA6 AV17 SA_MA7 AU17 SA_MA8 AW17 SA_MA9 AT16 SA_MA10 AU13 SA_MA11 AT17 SA_MA12 AV20 SA_MA13 AV12 5 5 4 4 3 3 2 2 1 1 D D C C B B A A PEGCOMP GMCH_CRT_CLK GMCH_CRT_DATA GMCH_ENVDD GMCH_TXOUT1- GMCH_TXOUT2- GMCH_TXOUT0- GMCH_TXOUT0+ GMCH_TXOUT2+ GMCH_TXOUT1+ GMCH_TXCLK- GMCH_TXCLK+ GMCH_ENBKL GMCH_LCD_CLK GMCH_LCD_DATA LIBG GMCH_TV_COMPS GMCH_TV_LUMA GMCH_TV_CRMA TV_REFSET GMCH_TV_COMPS GMCH_CRT_CLK GMCH_CRT_DATA GMCH_TV_LUMA GMCH_TV_CRMA LIBG GMCH_LCD_CLK GMCH_LCD_DATA PCIE_MTX_C_GRX_P[0 15] PCIE_MTX_C_GRX_N[0 15] PCIE_GTX_C_MRX_P8 PCIE_GTX_C_MRX_P7 PCIE_GTX_C_MRX_P6 PCIE_GTX_C_MRX_P5 PCIE_GTX_C_MRX_P4 PCIE_GTX_C_MRX_P3 PCIE_GTX_C_MRX_P2 PCIE_GTX_C_MRX_P1 PCIE_GTX_C_MRX_P0 PCIE_GTX_C_MRX_P15 PCIE_GTX_C_MRX_P14 PCIE_GTX_C_MRX_P13 PCIE_GTX_C_MRX_P12 PCIE_GTX_C_MRX_P11 PCIE_GTX_C_MRX_P10 PCIE_GTX_C_MRX_P9 PCIE_GTX_C_MRX_N15 PCIE_GTX_C_MRX_N14 PCIE_GTX_C_MRX_N13 PCIE_GTX_C_MRX_N12 PCIE_GTX_C_MRX_N11 PCIE_GTX_C_MRX_N10 PCIE_GTX_C_MRX_N9 PCIE_GTX_C_MRX_N8 PCIE_GTX_C_MRX_N7 PCIE_GTX_C_MRX_N5 PCIE_GTX_C_MRX_N6 PCIE_GTX_C_MRX_N4 PCIE_GTX_C_MRX_N3 PCIE_GTX_C_MRX_N2 PCIE_GTX_C_MRX_N1 PCIE_GTX_C_MRX_N0 PCIE_MTX_C_GRX_P12 PCIE_MTX_C_GRX_P11 PCIE_MTX_C_GRX_P13 PCIE_MTX_C_GRX_P9 PCIE_MTX_C_GRX_P10 PCIE_MTX_C_GRX_P8 PCIE_MTX_C_GRX_P6 PCIE_MTX_C_GRX_P5 PCIE_MTX_C_GRX_P7 PCIE_MTX_C_GRX_P3 PCIE_MTX_C_GRX_P2 PCIE_MTX_C_GRX_P14 PCIE_MTX_C_GRX_P15 PCIE_MTX_C_GRX_P4 PCIE_MTX_C_GRX_P0 PCIE_MTX_C_GRX_P1 PCIE_MTX_GRX_N0 PCIE_MTX_GRX_N2 PCIE_MTX_GRX_N1 PCIE_MTX_GRX_N7 PCIE_MTX_GRX_N4 PCIE_MTX_GRX_N6 PCIE_MTX_GRX_N8 PCIE_MTX_GRX_N3 PCIE_MTX_GRX_N10 PCIE_MTX_GRX_N5 PCIE_MTX_GRX_N9 PCIE_MTX_GRX_N15 PCIE_MTX_GRX_N14 PCIE_MTX_GRX_N11 PCIE_MTX_GRX_N13 PCIE_MTX_GRX_N12 PCIE_MTX_GRX_P1 PCIE_MTX_GRX_P0 PCIE_MTX_GRX_P3 PCIE_MTX_GRX_P7 PCIE_MTX_GRX_P2 PCIE_MTX_GRX_P9 PCIE_MTX_GRX_P5 PCIE_MTX_GRX_P10 PCIE_MTX_GRX_P4 PCIE_MTX_GRX_P11 PCIE_MTX_GRX_P8 PCIE_MTX_GRX_P13 PCIE_MTX_GRX_P6 PCIE_MTX_GRX_P14 PCIE_MTX_GRX_P12 PCIE_MTX_GRX_P15 PCIE_MTX_C_GRX_N12 PCIE_MTX_C_GRX_N13 PCIE_MTX_C_GRX_N9 PCIE_MTX_C_GRX_N10 PCIE_MTX_C_GRX_N11 PCIE_MTX_C_GRX_N6 PCIE_MTX_C_GRX_N3 PCIE_MTX_C_GRX_N8 PCIE_MTX_C_GRX_N4 PCIE_MTX_C_GRX_N7 PCIE_MTX_C_GRX_N5 PCIE_MTX_C_GRX_N1 PCIE_MTX_C_GRX_N0 PCIE_MTX_C_GRX_N15 PCIE_MTX_C_GRX_N14 PCIE_MTX_C_GRX_N2 PCIE_GTX_C_MRX_N[0 15] PCIE_GTX_C_MRX_P[0 15] GMCH_CRT_CLK16 GMCH_CRT_DATA16 GMCH_CRT_VSYNC16 GMCH_CRT_HSYNC16 GMCH_CRT_B16 GMCH_CRT_G16 GMCH_CRT_R16 GMCH_TXOUT0+15 GMCH_TXOUT1+15 GMCH_TXOUT2+15 GMCH_TXOUT0-15 GMCH_TXOUT1-15 GMCH_TXOUT2-15 GMCH_TXCLK+15 GMCH_TXCLK-15 GMCH_ENVDD15 GMCH_TV_LUMA16 GMCH_TV_CRMA16 GMCH_ENBKL26 GMCH_LCD_CLK15 GMCH_LCD_DATA15 PCIE_MTX_C_GRX_P[0 15]15 PCIE_MTX_C_GRX_N[0 15]15 PCIE_GTX_C_MRX_N[0 15]15 PCIE_GTX_C_MRX_P[0 15]15 +1.5VS_PCIE +3VS Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAA M/B LA-3661P 0.1 Calistoga (3/5) 937Tuesday, December 26, 2006 2006/11/05 2009/11/05 Compal Electronics, Inc. L PEGCOMP trace width and spacing is 18/25 mils. C567 0.1U_0402_16V7KPM@ R713 150_0402_1% 1 2 C547 0.1U_0402_16V7KPM@ C461 0.1U_0402_16V7KPM@ C568 0.1U_0402_16V7KPM@ C548 0.1U_0402_16V7KPM@ C422 0.1U_0402_16V7KPM@ C569 0.1U_0402_16V7KPM@ C549 0.1U_0402_16V7KPM@ LVDS TV CRT PCI-EXPRESS GRAPHICS U6C CALISTOGA_FCBGA1466~D PMR3@ SDVOCTRL_CLK H28 SDVOCTRL_DATA H27 LA_DATA0 B37 LA_DATA1 B34 LA_DATA2 A36 LVREFH C33 LVREFL C32 TVDAC_A A16 TVDAC_B C18 TVDAC_C A19 TV_IREF J20 TV_IRTNA B16 TV_IRTNB B18 TV_IRTNC B19 DDCCLK C26 DDCDATA C25 LA_DATA#0 C37 LA_DATA#1 B35 LA_DATA#2 A37 LB_DATA0 F30 LB_DATA1 D29 LB_DATA2 F28 LB_DATA#0 G30 LB_DATA#1 D30 LB_DATA#2 F29 LA_CLK A32 LA_CLK# A33 LB_CLK E26 LB_CLK# E27 LBKLT_CTL D32 LBKLT_EN J30 LCTLA_CLK H30 LCTLB_DATA H29 LDDC_CLK G26 LDDC_DATA G25 LVDD_EN F32 LIBG B38 LVBG C35 VSYNC H23 HSYNC G23 BLUE E23 BLUE# D23 GREEN C22 GREEN# B22 RED A21 RED# B21 CRT_IREF J22 EXP_COMPI D40 EXP_COMPO D38 EXP_RXN0 F34 EXP_RXN1 G38 EXP_RXN2 H34 EXP_RXN3 J38 EXP_RXN4 L34 EXP_RXN5 M38 EXP_RXN6 N34 EXP_RXN7 P38 EXP_RXN8 R34 EXP_RXN9 T38 EXP_RXN10 V34 EXP_RXN11 W38 EXP_RXN12 Y34 EXP_RXN13 AA38 EXP_RXN14 AB34 EXP_RXN15 AC38 EXP_RXP0 D34 EXP_RXP1 F38 EXP_RXP2 G34 EXP_RXP3 H38 EXP_RXP4 J34 EXP_RXP5 L38 EXP_RXP6 M34 EXP_RXP7 N38 EXP_RXP8 P34 EXP_RXP9 R38 EXP_RXP10 T34 EXP_RXP11 V38 EXP_RXP12 W34 EXP_RXP13 Y38 EXP_RXP14 AA34 EXP_RXP15 AB38 EXP_TXN0 F36 EXP_TXN1 G40 EXP_TXN2 H36 EXP_TXN3 J40 EXP_TXN4 L36 EXP_TXN5 M40 EXP_TXN6 N36 EXP_TXN7 P40 EXP_TXN8 R36 EXP_TXN9 T40 EXP_TXN10 V36 EXP_TXN11 W40 EXP_TXN12 Y36 EXP_TXN13 AA40 EXP_TXN14 AB36 EXP_TXN15 AC40 EXP_TXP0 D36 EXP_TXP1 F40 EXP_TXP2 G36 EXP_TXP3 H40 EXP_TXP4 J36 EXP_TXP5 L40 EXP_TXP6 M36 EXP_TXP7 N40 EXP_TXP8 P36 EXP_TXP9 R40 EXP_TXP10 T36 EXP_TXP11 V40 EXP_TXP12 W36 EXP_TXP13 Y40 EXP_TXP14 AA36 EXP_TXP15 AB40 TV_DCONSEL1 J29 TV_DCONSEL0 K30 C426 0.1U_0402_16V7KPM@ C570 0.1U_0402_16V7KPM@ C550 0.1U_0402_16V7KPM@ C575 0.1U_0402_16V7KPM@ R718 150_0402_1% 12 C515 0.1U_0402_16V7KPM@ C551 0.1U_0402_16V7KPM@ C576 0.1U_0402_16V7KPM@ R719 255_0402_1% 1 2 C516 0.1U_0402_16V7KPM@ R715 4.99K_0402_1% 12 C552 0.1U_0402_16V7KPM@ C577 0.1U_0402_16V7KPM@ C517 0.1U_0402_16V7KPM@ R706 2.2K_0402_5%GM@ 12 R716 150_0402_1% 12 C553 0.1U_0402_16V7KPM@ C578 0.1U_0402_16V7KPM@ C518 0.1U_0402_16V7KPM@ R709 2.2K_0402_5% 1 2 R708 24.9_0402_1% 1 2 C554 0.1U_0402_16V7KPM@ C579 0.1U_0402_16V7KPM@ C536 0.1U_0402_16V7KPM@ R710 2.2K_0402_5% 1 2 R707 2.2K_0402_5%GM@ 12 C555 0.1U_0402_16V7KPM@ C537 0.1U_0402_16V7KPM@ R712 75_0402_5% 1 2 R714 150_0402_1% 1 2 C574 0.1U_0402_16V7KPM@ C559 0.1U_0402_16V7KPM@ C541 0.1U_0402_16V7KPM@ R717 150_0402_1% 12 C560 0.1U_0402_16V7KPM@ R711 1.5K_0402_1% 1 2 C545 0.1U_0402_16V7KPM@ 5 5 4 4 3 3 2 2 1 1 D D C C B B A A MCH_D2 MCH_A6 MCH_AB1 +2.5VS_CRTDAC +3VS_VCCHV +1.5VS +1.5VS_PCIE +1.5VS +1.5VS+1.5VS_3GPLL +1.5VS_HPLL +3VS +1.5VS_MPLL +1.5VS +1.5VS_3GPLL +1.5VS +VCCP +1.5VS_MPLL +1.5VS_HPLL +1.5VS+1.5VS +2.5VS +2.5VS +1.5VS_TVDAC +1.5VS_TVDAC +1.5VS +2.5VS +1.5VS_DPLLB +1.5VS_DPLLA +2.5VS +1.5VS +1.5VS_DPLLB +1.5VS_DPLLA +1.5VS +2.5VS +2.5VS +3VS_TVBG +3VS_TVDACA +3VS_TVDACB +3VS_TVDACC +3VS+3VS_TVDACA+3VS+3VS_TVDACB +3VS+3VS_TVDACC+3VS+3VS_TVBG Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date ISKAA M/B LA-3661P 0.1 Calistoga (4/5) 10 37Tuesday, December 26, 2006 2006/11/05 2009/11/05 Compal Electronics, Inc. W=40 mils 45mA Max. 45mA Max. PCI-E/MEM/FSB PLL decoupling 40mA Max. 40mA Max. C842 2200P_0402_50V7K 1 2 C874 10U_0805_6.3V6M 1 2 C839 0.1U_0402_16V4Z 1 2 C853 2200P_0402_50V7K 1 2 C860 0.1U_0402_16V4Z 1 2 C857 0.1U_0402_16V4Z 1 2 C872 10U_0805_6.3V6M 1 2 C875 0.22U_0603_10V7K 1 2 R726 KC FBM-L11-201209-221LMAT_0805 12 C855 22U_0805_6.3V6M 1 2 R723 0.5_0805_1% 12 C876 0.47U_0402_6.3V6K 1 2 C858 4.7U_0805_10V4Z 1 2 C863 10U_0805_6.3V6M @ 1 2 C861 10U_0805_6.3V6M 1 2 R721 0_0805_5% 12 P O W E R U6H CALISTOGA_FCBGA1466~D PMR3@ VCC_SYNC H22 VCCTX_LVDS0 B30 VCCTX_LVDS1 C30 VCC3G0 AB41 VCC3G1 AJ41 VCC3G2 L41 VCC3G3 N41 VCC3G4 R41 VCC3G5 V41 VCC3G6 Y41 VCCA_3GBG G41 VSSA_3GBG H41 VCCA_3GPLL AC33 VCCTX_LVDS2 A30 VCCA_LVDS A38 VSSA_LVDS B39 VCCA_MPLL AF2 VCCA_TVBG H20 VSSA_TVBG G20 VCCA_TVDACA0 E19 VCCA_TVDACA1 F19 VCCA_TVDACB0 C20 VCCA_TVDACB1 D20 VCCA_TVDACC0 E20 VCCA_TVDACC1 F20 VCCAUX1 AF31 VCCAUX2 AE31 VCCAUX3 AC31 VCCAUX4 AL30 VCCAUX5 AK30 VCCAUX6 AJ30 VCCAUX7 AH30 VCCAUX8 AG30 VCCAUX9 AF30 VCCAUX10 AE30 VCCAUX11 AD30 VCCAUX12 AC30 VCCAUX13 AG29 VCCAUX14 AF29 VCCAUX15 AE29 VCCAUX16 AD29 VCCAUX17 AC29 VCCAUX18 AG28 VCCAUX19 AF28 VCCAUX20 AE28 VTT0 AC14 VTT1 AB14 VTT2 W14 VTT3 V14 VTT4 T14 VTT5 R14 VTT6 P14 VTT7 N14 VTT8 M14 VTT9 L14 VTT10 AD13 VTT11 AC13 VTT12 AB13 VTT13 AA13 VTT14 Y13 VTT15 W13 VTT16 V13 VTT17 U13 VTT18 T13 VTT19 R13 VTT20 N13 VTT21 M13 VTT22 L13 VTT23 AB12 VTT24 AA12 VTT25 Y12 VTT26 W12 VTT27 V12 VTT28 U12 VTT29 T12 VTT30 R12 VTT31 P12 VTT32 N12 VTT33 M12 VTT34 L12 VTT35 R11 VTT36 P11 VTT37 N11 VTT38 M11 VTT39 R10 VTT40 P10 VTT41 N10 VTT42 M10 VTT43 P9 VTT44 N9 VTT45 M9 VTT46 R8 VTT47 P8 VTT48 N8 VTT49 M8 VTT50 P7 VTT51 N7 VTT52 M7 VTT53 R6 VTT54 P6 VTT55 M6 VTT56 A6 VTT57 R5 VTT59 N5 VTT60 M5 VTT61 P4 VTT62 N4 VTT63 M4 VTT64 R3 VTT65 P3 VTT66 N3 VTT67 M3 VTT68 R2 VTT69 P2 VTT70 M2 VTT71 D2 VTT72 AB1 VTT73 R1 VTT74 P1 VTT75 N1 VTT76 M1 VCCA_CRTDAC0 E21 VCCA_CRTDAC1 F21 VSSA_CRTDAC2 G21 VCCA_DPLLA B26 VCCA_DPLLB C39 VCCA_HPLL AF1 VCCD_HMPLL0 AH1 VCCD_HMPLL1 AH2 VCCD_LVDS0 A28 VCCD_LVDS1 B28 VCCD_LVDS2 C28 VCCD_TVDAC D21 VCCDQ_TVDAC H19 VCCHV0 A23 VCCHV1 B23 VCCHV2 B25 VCCAUX21 AH22 VCCAUX22 AJ21 VCCAUX23 AH21 VCCAUX24 AJ20 VCCAUX25 AH20 VCCAUX26 AH19 VCCAUX27 P19 VCCAUX28 P16 VCCAUX29 AH15 VCCAUX30 P15 VCCAUX31 AH14 VCCAUX32 AG14 VCCAUX33 AF14 VCCAUX34 AE14 VCCAUX35 Y14 VCCAUX36 AF13 VCCAUX37 AE13 VCCAUX38 AF12 VCCAUX39 AE12 VCCAUX40 AD12 VCCAUX0 AK31 VTT58 P5 C877 0.1U_0402_16V4Z 1 2 C873 0.1U_0402_16V4Z 1 2 C871 0.1U_0402_16V4Z 1 2 C840 0.1U_0402_16V4Z 1 2 C849 22U_0805_6.3V6M 1 2 C859 2.2U_0603_6.3V6K 1 2 C869 0.22U_0603_10V7K 1 2 C866 0.47U_0402_6.3V6K 1 2 C864 0.022U_0402_16V7K 1 2 C862 0.022U_0402_16V7K 1 2 C879 0.1U_0402_16V4Z 1 2 C856 2200P_0402_50V7K 1 2 C851 0.1U_0402_16V4Z 1 2 C870 0.1U_0402_16V4Z 1 2 C867 0.1U_0402_16V4Z 1 2 C843 0.1U_0402_16V4Z 1 2 C844 2200P_0402_50V7K 1 2 C847 10U_0805_6.3V6M 1 2 C841 0.1U_0402_16V4Z 1 2 L36 0_0603_5% 1 2 + C878 330U_D2E_2.5VM_R9 GM@ 1 2 R730 KC FBM-L11-201209-221LMAT_0805 12 C838 0.1U_0402_16V4Z 1 2 C845 0.1U_0402_16V4Z 1 2 R725 0.5_0805_1% 1 2 + C880 330U_D2E_2.5VM_R9 GM@ 1 2 R731 KC FBM-L11-201209-221LMAT_0805 12 C848 10U_0805_6.3V6M 1 2 C850 2200P_0402_50V7K 1 2 + C846 220U_D2_4VM 1 2 R728 KC FBM-L11-201209-221LMAT_0805 12 L35 2.2_0603_5% 1 2 R720 0_0805_5% 12 C852 22U_0805_6.3V6M 1 2 R729 KC FBM-L11-201209-221LMAT_0805 12 C865 0.1U_0402_16V4Z @ 1 2 C854 0.1U_0402_16V4Z 1 2 R724 0_0805_5% 12 R722 0_0805_5% 12 + C837 330U_D2E_2.5VM_R9 1 2 R727 KC FBM-L11-201209-221LMAT_0805 12 C868 22U_0805_6.3V6M 1 2 [...]... CAD1/D4 CAD0/D3 S1_REG# S1_A12 S1_A8 S1_CE1# C C10 A10 F 11 E 11 C 11 B13 C13 A14 B14 B15 E14 A16 D19 E17 F15 H19 J17 J15 J18 K15 K17 K18 L15 L18 L19 M17 M18 N19 M15 N17 N18 P19 C349 1 16 S1_D10 S1_D9 S1_D1 S1_D8 S1_D0 S1_A0 S1_A1 S1_A2 S1_A3 S1_A4 S1_A5 S1_A6 S1_A25 S1_A7 S1_A24 S1_A17 S1_IOWR# S1_A9 S1_IORD# S1_A 11 S1_OE# S1_CE2# S1_A10 S1_D15 S1_D7 S1_D13 S1_D6 S1_D12 S1_D5 S1_D 11 S1_D4 S1_D3 2 VCC VCC... DDR_B_DQS #1 DDR_B_DQS1 DDR_B_D10 DDR_B_D 11 + 2 + 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 10 1 10 3 10 5 10 7 10 9 11 1 11 3 11 5 11 7 11 9 12 1 12 3 12 5 12 7 12 9 13 1 13 3 13 5 13 7 13 9 14 1 14 3 14 5 14 7 14 9 15 1 15 3 15 5 15 7 15 9 16 1 16 3 16 5 16 7 16 9 17 1 17 3 17 5 17 7 17 9 18 1 18 3 18 5 18 7 18 9 19 1 19 3 19 5 19 7 19 9 DDR_B_D 21 DDR_B_D17 1 C 918 2 1 220U_D2_4VM 2 1 C 917 220U_D2_4VM 2 1 C 916 ... S1_D 11 S1_D5 S1_D12 S1_D6 S1_D13 S1_D7 S1_D14 S1_CE1# S1_D15 S1_A10 S1_CE2# S1_OE# S1_VS1 S1_A 11 S1_IORD# S1_A9 S1_IOWR# S1_A8 S1_A17 S1_A13 S1_A18 S1_A14 S1_A19 S1_WE# S1_A20 S1_RDY# S1_A 21 +S1_VCC C +S1_VCC +S1_VPP S1_A16_C S1_A22 S1_A15 S1_A23 S1_A12 S1_A24 S1_A7 S1_A25 S1_A6 S1_VS2 S1_A5 S1_RST S1_A4 S1_WAIT# S1_A3 S1_INPACK# S1_A2 S1_REG# S1_A1 S1_BVD2 S1_A0 S1_BVD1 S1_D0 S1_D8 S1_D1 S1_D9 S1_D2... 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 10 1 10 3 10 5 10 7 10 9 11 1 11 3 11 5 11 7 11 9 12 1 12 3 12 5 12 7 12 9 13 1 13 3 13 5 13 7 13 9 14 1 14 3 14 5 14 7 14 9 15 1 15 3 15 5 15 7 15 9 16 1 16 3 16 5 16 7 16 9 17 1 17 3 17 5 17 7 17 9 18 1 18 3 18 5 18 7 18 9 19 1 19 3 19 5 19 7 19 9 2 01 203 205 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38... 98 10 0 10 2 10 4 10 6 10 8 11 0 11 2 11 4 11 6 11 8 12 0 12 2 12 4 12 6 12 8 13 0 13 2 13 4 13 6 13 8 14 0 14 2 14 4 14 6 14 8 15 0 15 2 15 4 15 6 15 8 16 0 16 2 16 4 16 6 16 8 17 0 17 2 17 4 17 6 17 8 18 0 18 2 18 4 18 6 18 8 19 0 19 2 19 4 19 6 19 8 200 202 204 206 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 10 0 10 2 10 4 10 6 10 8 11 0 11 2 11 4 11 6 11 8 12 0... THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC 4 AN 21 AL 21 AB 21 Y 21 P 21 K 21 J 21 H 21 C 21 AW20 AR20 AM20 AA20 K20 B20 A20 AN19 AC19 W19 K19 G19 C19 AH18 P18 H18 D18 A18 AY17 AR17 AP17 AM17 AK17 AV16 AN16 AL16 J16 F16 C16 AN15 AM15 AK15 N15 M15 L15 B15 A15 BA14 AT14 AK14 AD14 AA14 U14 K14 H14 E14 AV13 AR13 AN13 AM13 AL13 AG13 P13 F13 D13 B13 AY12 AC12 K12 H12 E12 AD 11 AA 11 Y 11 J 11 D 11. .. 15 ] 9 PCIE_MTX_C_GRX_P[0 15 ] LCD POWER CIRCUIT PCIE_GTX_C_MRX_P[0 15 ] 9 PCIE_GTX_C_MRX_P[0 15 ] 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 10 1 10 3 10 5 10 7 10 9 11 1 11 3 11 5 11 7 11 9 12 1 12 3 12 5 12 7 12 9 13 1 13 3 13 5 13 7 13 9 14 1 14 3 14 5 14 7 14 9 15 1 15 3 15 5 15 7 15 9 16 1 16 3 16 5 16 7 16 9 17 1 17 3 17 5 17 7 17 9 18 1... 10 9 11 1 11 3 11 5 11 7 11 9 12 1 12 3 12 5 12 7 12 9 13 1 13 3 13 5 13 7 13 9 14 1 14 3 14 5 14 7 14 9 15 1 15 3 15 5 15 7 15 9 16 1 16 3 16 5 16 7 16 9 17 1 17 3 17 5 17 7 17 9 18 1 18 3 18 5 18 7 18 9 19 1 19 3 19 5 19 7 19 9 2 1 2 C8 91 0.1U_0402 _16 V4Z 2 1 C890 0.1U_0402 _16 V4Z 2 1 C889 0.1U_0402 _16 V4Z 2 1 C888 0.1U_0402 _16 V4Z 2 1 C887 2.2U_0603_6.3V6K 2 1 C886 2.2U_0603_6.3V6K 2 1 C885 2.2U_0603_6.3V6K 2 1 C884 2.2U_0603_6.3V6K 1 C883 2.2U_0603_6.3V6K... SA1 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 10 0 10 2 10 4 10 6 10 8 11 0 11 2 11 4 11 6 11 8 12 0 12 2 12 4 12 6 12 8 13 0 13 2 13 4 13 6 13 8 14 0 14 2 14 4 14 6 14 8 15 0 15 2 15 4 15 6 15 8 16 0 16 2 16 4 16 6 16 8 17 0 17 2 17 4 17 6 17 8 18 0 18 2 18 4 18 6 18 8 19 0 19 2 19 4 19 6 19 8 200 DDR_A_D7 DDR_A_D1 DDR_A_DM0 2006 /11 /05 4 3 R732 1K_0402 _1% ... VSS1 31 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS1 41 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS1 51 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS1 61 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS1 71 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS1 81 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 . 2 C1 61 0.1U_0603_25V7K 1 2 JP8 JAE_WB3F200VD1R1000~D PM@ 1 1 3 3 5 5 7 7 9 9 11 11 13 13 15 15 17 17 19 19 21 21 23 23 25 25 27 27 29 29 31 31 33 33 35 35 37 37 39 39 41 41 43 43 45 45 47 47 49 49 51 51 53 53 55 55 57 57 59 59 61 61 63 63 65 65 67 67 69 69 71 71 73 73 75 75 77 77 79 79 81 81 83 83 85 85 87 87 89 89 91 91 93 93 95 95 97 97 99 99 10 1 10 1 10 3 10 3 10 5 10 5 10 7 10 7 10 9 10 9 11 1 11 1 11 3 11 3 11 5 11 5 11 7 11 7 11 9 11 9 12 1 12 1 12 3 12 3 12 5 12 5 12 7 12 7 12 9 12 9 13 1 13 1 13 3 13 3 13 5 13 5 13 7 13 7 13 9 13 9 14 1 14 1 14 3 14 3 14 5 14 5 14 7 14 7 14 9 14 9 15 1 15 1 15 3 15 3 15 5 15 5 15 7 15 7 15 9 15 9 16 1 16 1 16 3 16 3 16 5 16 5 16 7 16 7 16 9 16 9 17 1 17 1 17 3 17 3 17 5 17 5 17 7 17 7 17 9 17 9 18 1 18 1 18 3 18 3 18 5 18 5 18 7 18 7 18 9 18 9 19 1 19 1 19 3 19 3 19 5 19 5 19 7 19 7 19 9 19 9 2 01 2 01 2 2 4 4 6 6 8 8 10 10 12 12 14 14 16 16 18 18 20 20 22 22 24 24 26 26 28 28 30 30 32 32 34 34 36 36 38 38 40 40 42 42 44 44 46 46 48 48 50 50 52 52 54 54 56 56 58 58 60 60 62 62 64 64 66 66 68 68 70 70 72 72 74 74 76 76 78 78 80 80 82 82 84 84 86 86 88 88 90 90 92 92 94 94 96 96 98 98 10 0 10 0 10 2 10 2 10 4 10 4 10 6 10 6 10 8 10 8 11 0 11 0 11 2 11 2 11 4 11 4 11 6 11 6 11 8 11 8 12 0 12 0 12 2 12 2 12 4 12 4 12 6 12 6 12 8 12 8 13 0 13 0 13 2 13 2 13 4 13 4 13 6 13 6 13 8 13 8 14 0 14 0 14 2 14 2 14 4 14 4 14 6 14 6 14 8 14 8 15 0 15 0 15 2 15 2 15 4 15 4 15 6 15 6 15 8 15 8 16 0 16 0 16 2 16 2 16 4 16 4 16 6 16 6 16 8 16 8 17 0 17 0 17 2 17 2 17 4 17 4 17 6 17 6 17 8 17 8 18 0 18 0 18 2 18 2 18 4 18 4 18 6 18 6 18 8 18 8 19 0 19 0 19 2 19 2 19 4 19 4 19 6 19 6 19 8 19 8 200 200 202 202 203 203 204 204 205 205 206 206 C163 10 00P_0402_50V7K 1 2 C157. 2 C1 61 0.1U_0603_25V7K 1 2 JP8 JAE_WB3F200VD1R1000~D PM@ 1 1 3 3 5 5 7 7 9 9 11 11 13 13 15 15 17 17 19 19 21 21 23 23 25 25 27 27 29 29 31 31 33 33 35 35 37 37 39 39 41 41 43 43 45 45 47 47 49 49 51 51 53 53 55 55 57 57 59 59 61 61 63 63 65 65 67 67 69 69 71 71 73 73 75 75 77 77 79 79 81 81 83 83 85 85 87 87 89 89 91 91 93 93 95 95 97 97 99 99 10 1 10 1 10 3 10 3 10 5 10 5 10 7 10 7 10 9 10 9 11 1 11 1 11 3 11 3 11 5 11 5 11 7 11 7 11 9 11 9 12 1 12 1 12 3 12 3 12 5 12 5 12 7 12 7 12 9 12 9 13 1 13 1 13 3 13 3 13 5 13 5 13 7 13 7 13 9 13 9 14 1 14 1 14 3 14 3 14 5 14 5 14 7 14 7 14 9 14 9 15 1 15 1 15 3 15 3 15 5 15 5 15 7 15 7 15 9 15 9 16 1 16 1 16 3 16 3 16 5 16 5 16 7 16 7 16 9 16 9 17 1 17 1 17 3 17 3 17 5 17 5 17 7 17 7 17 9 17 9 18 1 18 1 18 3 18 3 18 5 18 5 18 7 18 7 18 9 18 9 19 1 19 1 19 3 19 3 19 5 19 5 19 7 19 7 19 9 19 9 2 01 2 01 2 2 4 4 6 6 8 8 10 10 12 12 14 14 16 16 18 18 20 20 22 22 24 24 26 26 28 28 30 30 32 32 34 34 36 36 38 38 40 40 42 42 44 44 46 46 48 48 50 50 52 52 54 54 56 56 58 58 60 60 62 62 64 64 66 66 68 68 70 70 72 72 74 74 76 76 78 78 80 80 82 82 84 84 86 86 88 88 90 90 92 92 94 94 96 96 98 98 10 0 10 0 10 2 10 2 10 4 10 4 10 6 10 6 10 8 10 8 11 0 11 0 11 2 11 2 11 4 11 4 11 6 11 6 11 8 11 8 12 0 12 0 12 2 12 2 12 4 12 4 12 6 12 6 12 8 12 8 13 0 13 0 13 2 13 2 13 4 13 4 13 6 13 6 13 8 13 8 14 0 14 0 14 2 14 2 14 4 14 4 14 6 14 6 14 8 14 8 15 0 15 0 15 2 15 2 15 4 15 4 15 6 15 6 15 8 15 8 16 0 16 0 16 2 16 2 16 4 16 4 16 6 16 6 16 8 16 8 17 0 17 0 17 2 17 2 17 4 17 4 17 6 17 6 17 8 17 8 18 0 18 0 18 2 18 2 18 4 18 4 18 6 18 6 18 8 18 8 19 0 19 0 19 2 19 2 19 4 19 4 19 6 19 6 19 8 19 8 200 200 202 202 203 203 204 204 205 205 206 206 C163 10 00P_0402_50V7K 1 2 C157. 2 C1 61 0.1U_0603_25V7K 1 2 JP8 JAE_WB3F200VD1R1000~D PM@ 1 1 3 3 5 5 7 7 9 9 11 11 13 13 15 15 17 17 19 19 21 21 23 23 25 25 27 27 29 29 31 31 33 33 35 35 37 37 39 39 41 41 43 43 45 45 47 47 49 49 51 51 53 53 55 55 57 57 59 59 61 61 63 63 65 65 67 67 69 69 71 71 73 73 75 75 77 77 79 79 81 81 83 83 85 85 87 87 89 89 91 91 93 93 95 95 97 97 99 99 10 1 10 1 10 3 10 3 10 5 10 5 10 7 10 7 10 9 10 9 11 1 11 1 11 3 11 3 11 5 11 5 11 7 11 7 11 9 11 9 12 1 12 1 12 3 12 3 12 5 12 5 12 7 12 7 12 9 12 9 13 1 13 1 13 3 13 3 13 5 13 5 13 7 13 7 13 9 13 9 14 1 14 1 14 3 14 3 14 5 14 5 14 7 14 7 14 9 14 9 15 1 15 1 15 3 15 3 15 5 15 5 15 7 15 7 15 9 15 9 16 1 16 1 16 3 16 3 16 5 16 5 16 7 16 7 16 9 16 9 17 1 17 1 17 3 17 3 17 5 17 5 17 7 17 7 17 9 17 9 18 1 18 1 18 3 18 3 18 5 18 5 18 7 18 7 18 9 18 9 19 1 19 1 19 3 19 3 19 5 19 5 19 7 19 7 19 9 19 9 2 01 2 01 2 2 4 4 6 6 8 8 10 10 12 12 14 14 16 16 18 18 20 20 22 22 24 24 26 26 28 28 30 30 32 32 34 34 36 36 38 38 40 40 42 42 44 44 46 46 48 48 50 50 52 52 54 54 56 56 58 58 60 60 62 62 64 64 66 66 68 68 70 70 72 72 74 74 76 76 78 78 80 80 82 82 84 84 86 86 88 88 90 90 92 92 94 94 96 96 98 98 10 0 10 0 10 2 10 2 10 4 10 4 10 6 10 6 10 8 10 8 11 0 11 0 11 2 11 2 11 4 11 4 11 6 11 6 11 8 11 8 12 0 12 0 12 2 12 2 12 4 12 4 12 6 12 6 12 8 12 8 13 0 13 0 13 2 13 2 13 4 13 4 13 6 13 6 13 8 13 8 14 0 14 0 14 2 14 2 14 4 14 4 14 6 14 6 14 8 14 8 15 0 15 0 15 2 15 2 15 4 15 4 15 6 15 6 15 8 15 8 16 0 16 0 16 2 16 2 16 4 16 4 16 6 16 6 16 8 16 8 17 0 17 0 17 2 17 2 17 4 17 4 17 6 17 6 17 8 17 8 18 0 18 0 18 2 18 2 18 4 18 4 18 6 18 6 18 8 18 8 19 0 19 0 19 2 19 2 19 4 19 4 19 6 19 6 19 8 19 8 200 200 202 202 203 203 204 204 205 205 206 206 C163 10 00P_0402_50V7K 1 2 C157

Ngày đăng: 06/07/2014, 06:20

Tài liệu cùng người dùng

  • Đang cập nhật ...

Tài liệu liên quan