1. Trang chủ
  2. » Tất cả

MS9618

48 1 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 48
Dung lượng 635,89 KB

Nội dung

5 http://adf.ly/3o8pJ MS-9618 REV 1A Mukilteo + ICH7 Schematics MSI D D 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 C B Cover / Table of Contents System Block Diagram Power Delivery Block Diagram CK410 - ICS954101DF Intel LGA775 Signal Block Intel LGA775 Power Intel LGA775 GND Mukilteo CPU/PCI Signal Mukilteo Memory Signal Mukilteo Misc/Power Signal Mukilteo Power/Gnd DDR2 DIMM 1/2 DDR2 DIMM 3/4 DDR2 Termination ICH7 - PCI, DMI, CPU, IRQ ICH7 - LPC, ATA, USB, GPIO ICH7 - POWER/GND VGA_I VGA_II VGA_III USB2.0/SATA Serial R and C LPC I/O PC87366 FWH Parallel Serial R and C COM PORT 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 SYSTEM_PWR VRM - ISL6556B VRM Decoupling DDR2 Power DDR2 Decoupling V_FSB_VTT PCI Reset CODEC(ALC880)_(I) CODEC(ALC880)_(II) LAN - MARVELL(I) LAN - MARVELL(II) Intel Tekoa (I) Intek Tekoa (II) PS2/COM/VGA/PARALLEL Conn USB/AUDIO/LAN Connector IDE/SATA/FDD/USB Connectors PCI 1-2 PCI3 PCI EXPRESS x8 and x4 MISC PIN header ATX PWR/Font panel SIO HW FAN Power Layout Components C B A A Micro-Star Int'l Co., Ltd No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title Cover /Table of Contents Size Document Number Custom MS-9618 Date: Rev 1A Tuesday, February 01, 2005 Sheet 1 of 51 MS-9618 SYSTEM BLOCK DIAGRAM VRM 10.1 Intersil 6556B 4-Phase PWM http://adf.ly/3o8pJ Intel LGA-775 D D PSB Unbuffered with ECC DDR2 Channel A DDR2 Channel B DMI IDE x IDE SATA 1~4 SATA USB2.0 Port 1~6 DDR2 DIMM x2 Modules PCI BUS ICH7 PCI EXPRESS X4 USB 2.0 GIGA LAN Intel 82573-L PCI EXPRESS X1 Intel High Definition Audio PCI Express X1 ROM LPC Bus B GIGA LAN Intel C SPI Audio Realtak ALC880 PCI EXPRESS x C DDR MEM BW = 8GB/s DDR2 DIMM x2 Modules ATI Radeon 7000 PCI Express x Mukilteo (MCH) PCI Slot x PCI Express x8 Connector 82573-V B SPI LPC SIO NS/PC87366 ROM BIOS PS2 - KB Floppy Parallel Port Serial Port PS2 - MS A A Serial Port Micro-Star Int'l Co., Ltd ( For LCD Panel ) No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title System Block Diagram Size Document Number Custom MS-9618 Date: Rev 1A Tuesday, February 01, 2005 Sheet of 51 VCC3 http://adf.ly/3o8pJ L30 VCC3V3_CLK1 80_5A-0805 CB37 C152 C155 C175 C176 C171 C1876 C1877 C1878 C1879 10u_10V-0805 1u_25V 1n_16V 1n_16V 1n_16V 1u_25V 1u_25V 1u_25V 1u_25V 1u_25V D D VCC3 L31 VCC3V3_CLK2 80_5A-0805 CB36 C126 C169 C137 C151 C124 C123 1u_25V 10u_10V-0805 1u_25V 1u_25V 10u_10V-0805 1u_25V 1u_25V C1880 1u_25V C1881 C1882 C1883 C1884 C1885 C1886 10u_10V-0805 1n_16V 1u_25V 1n_16V 1u_25V 1u_25V R2110 R2111 PIN35,36 X_33 X_33 CK_H_ITP CK_H_ITP# CK_H_ITP CK_H_ITP# 1=CPU_2_ITP PAIR R2114 0=SRC_7 PAIR CK_PCIEX4 CK_PCIEX4# 32 32 C1887 C1888 X_10p X_10p R2115 49.9_1% 49.9_1% Clock Generator - ICS954101DF FOR EMI U16 VCC3V3_CLK1 C 49 VCC3V3_CLK2 42 CPU_VDD 45 CPU_GND 21 SRC_VDD 28 SRC_VDD 34 SRC_VDD 29 SRC_GND 37 VDDA 38 VSSA PCI_GND PCI_VDD B 12,26,44,47 SMB_CLK 12,26,44,47 SMB_DAT 5,10 H_FSBSEL0 5,10 H_FSBSEL1 5,10 H_FSBSEL2 0R3 0R3 SRC1 SRC1# SRC2 SRC2# SRC3 SRC3# SRC4_SATA SRC4_SATA# SRC5 SRC5# SRC6 SRC6# 19 20 22 23 24 25 26 27 31 30 33 32 CK_MCH_R_PCIE CK_MCH_R_PCIE# CK_R_PCIEX8 CK R_PCIEX8# DOT96 DOT96# 14 15 PCIF0/ITP_EN PCIF1 PCIF2 PCI0 PCI1 PCI2 PCI3 PCI4 PCI5 10 54 55 56 PCI_GND 11 R2122 R2123 CPU0 CPU0# CPU1 CPU1# CPU2_ITP/SRC7 CPU2_ITP#/SRC7# CK_R_MCH CK_R_MCH# CK_R_CPU CK_R_CPU# PCI_VDD 48_VDD 13 48_GND 48 REF_VDD 51 REF_GND R164 R178 R187 R256 R195 R223 44 43 41 40 36 35 12 REF 52 X1 50 X2 49 VTT_PWRGD#/PD 17 SCLK SDATA 18 16 53 FSA FSB/TEST_MODE FSC/TEST_SEL IREF R207 R230 R237 R194 R201 R212 R1885 R1886 R249 R253 R2116 R2117 CK_ICH_R_SATA CK_ICH_R_SATA# CK_ICH_R_DMI CK_ICH_R_DMI# CK_R_LAN2 CL_R_LAN2# CK_MCH CK_MCH# CK_CPU CK_CPU# CK_PCIEX4 CK_PCIEX4# 33 33 33 33 33 33 33 33 33 33 33 33 CK_MCH CK_MCH# CK_CPU CK_CPU# CK_PCIEX4 CK_PCIEX4# CK_MCH_PCIE CK_MCH_PCIE# CK_PCIEX8 CK_PCIEX8# CK_LAN1 CK_LAN1# CK_ICH_SATA CK_ICH_SATA# CK_ICH_DMI CK_ICH_DMI# CK_LAN2 CK_LAN2# 8 5 44 44 CK_MCH_PCIE CK_MCH_PCIE# CK_PCIEX8 44 CK_PCIEX8# 44 CK_LAN1 35 CK_LAN1# 35 CK_ICH_SATA 16 CK_ICH_SATA# 16 CK_ICH_DMI 15 CK_ICH_DMI# 15 CK_LAN2 37 CK_LAN2# 37 CK_CPU CK_CPU# CK_MCH CK_MCH# CK_PCIEX4 CK_PCIEX4# R1883 R222 R1884 R208 R200 R196 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% CK_MCH_PCIE CK_MCH_PCIE# CK_PCIEX8 CK_PCIEX8# CK_LAN1 CK_LAN1# CK_ICH_SATA CK_ICH_SATA# CK_ICH_DMI CK_ICH_DMI# CK_LAN2 CK_LAN2# R165 R179 R188 R238 R255 R229 R213 R248 R193 R254 R2118 R2119 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% 49.9_1% C PCI clock follow routing direction USB_48M 46 47 33 33 33 33 33 33 39 CK_R_PCI1 CK_R_PCI0 CK_R_PCI2 CK_R_VGA CK_ICH_R_PCI SIOPCLK CK_R_FWH CK_ICH_R_14M R152 R163 R142 R135 R147 R535 R1887 R2120 R2121 43 43 43 43 43 43 43 43 43 CK_PCI1 CK_PCI0 CK_PCI2 CK_VGA CK_ICH_PCI PCI2 SIO_PCLK CK_FWH PCI5 R183 R181 43 43 CK_SIO CK_ICH_USB R155 43 C130 Y2 CK_ICH_14M CK_PCI1 CK_PCI0 CK_PCI2 CK_VGA CK_ICH_PCI 42 42 43 18 15 SIO_PCLK CK_FWH 22 23 CK_SIO CK_ICH_USB 22 16 CK_ICH_14M 16 C134 10p CK_PCI0 C140 10p CK_PCI2 C125 10p CK_VGA C162 10p CK_ICH_PCI C128 10p PCI2 C1625 10p CK_FWH C150 10p CK_ICH_USB C1889 10p CK_SIO C1890 10p CK_ICH_14M C1891 10p PCI5 C1892 10p SIO_PCLK C2355 10p B 22p_50V 14.31818Mhz C129 22p_50V EN_CLK_GEN# 49 R202 CK_PCI1 475_1% ICS954101DF A A Micro-Star Int'l Co., Ltd No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title CK410-CY28410 Size Document Number Custom MS-9618 Date: Tuesday, February 01, 2005 Rev 1A Sheet of 51 http://adf.ly/3o8pJ R2124 0-0402 VCC_VRM_SENSE 27 VSS_VRM_SENSE 27 TP2 CPU SIGNAL BLOCK ITP_CLKOUT# 32 ITP_CLKOUT 32 H_IERR# H_FERR# H_FERR# 15 H_STPCLK# TP4 F2 AB2 AB3 R3 M3 AD3 P3 H4 EDRDY# IERR# MCERR# FERR#/PBE# STPCLK# BINIT# INIT# RSP# TP6 15 H_INIT# TP7 C H_DBSY# H_DRDY# H_TRDY# B2 C1 E3 DBSY# DRDY# TRDY# 8 8 8 D2 C3 C2 D4 E4 G8 G7 ADS# LOCK# BNR# HIT# HITM# BPRI# DEFER# H_ADS# H_LOCK# H_BNR# H_HIT# H_HITM# H_BPRI# H_DEFER# 32 H_TDI 32 H_TDO 32 H_TMS 32 H_TRST# 32 H_TCK 47 CPU_THRMDA 47 CPU_THRMDC 15 ICH_TRMTRIP# TP8 AD1 AF1 AC1 AG1 AE1 AL1 AK1 M2 AE8 AL2 N2 P2 K3 L2 TDI TDO TMS TRST# TCK THERMDA THERMDC THERMTRIP# GND/SKTOCC# PROCHOT# IGNNE# SMI# A20M# SLP# AH2 N5 AE6 C9 G10 D16 A20 RSVD RESERVED0 RESERVED1 RESERVED2 RESERVED3 RESERVED4 RESERVED5 60.4_1% Y1 V2 AA2 BOOTSELECT LL_ID0 LL_ID1 H_FSBSEL0 H_FSBSEL1 H_FSBSEL2 G29 H30 G30 H_PWRGD N1 TRMTRIP# H_PROCHOT# 15 15 15 15 H_IGNNE# ICH_H_SMI# H_A20M# H_SLP# TP9 TP10 TP11 TP12 TP14 TP16 TP17 VTT_OUT_RIGHT C1901 R2142 1u_25V B 27 LL_ID0 V_FSB_VTT R2145 X_62R H_CPURST# H_D#[0 63] H_D#[0 63] H_D#63 H_D#62 H_D#61 H_D#60 H_D#59 H_D#58 H_D#57 H_D#56 H_D#55 H_D#54 C1896 C1897 C1898 C1899 C1900 1u_25V 1u_25V 10u_10V-1206 10u_10V-1206 1u_25V 1u_25V AJ3 AK3 AN3 AN4 AN5 AN6 AC2 AM5 AL4 AK4 AL6 AM3 AL5 AM2 H1 H2 E24 BPM5# BPM4# BPM3# BPM2# BPM1# BPM0# AG3 AF2 AG2 AD2 AJ1 AJ2 H_BPM#5 H_BPM#4 H_BPM#3 H_BPM#2 H_BPM#1 H_BPM#0 G5 J6 K6 M6 J5 K4 H_REQ#4 H_REQ#3 H_REQ#2 H_REQ#1 H_REQ#0 PCREQ# REQ4# REQ3# REQ2# REQ1# REQ0# TESTHI12 TESTHI11 TESTHI10 TESTHI9 TESTHI8 TESTHI7 TESTHI6 TESTHI5 TESTHI4 TESTHI3 TESTHI2 TESTHI1 TESTHI0 FORCEPH RSVD W2 P1 H5 G4 G3 F24 G24 G26 G27 G25 F25 W3 F26 AK6 G6 BCLK1# BCLK0# G28 F28 RESET# D63# D62# D61# D60# D59# D58# D57# D56# D55# D54# C1627 R1923 220p_16V-0402 1u_10V 210_1% RS2# RS1# RS0# A3 F5 B3 AP1# AP0# BR0# U3 U2 F3 MCH_GTLREF H_FSBSEL0 L L FREQUENCY 200MHz 266MHz H_BPM#[5:0] H_PCREQ# H_REQ#[0 4] R2125 R2126 R2127 R2128 R2129 R2130 R2131 8 51-0402 51-0402 51-0402 51-0402 51-0402 51-0402 130_1% H_BPM#5 H_BPM#4 H_BPM#3 H_BPM#2 H_BPM#1 H_BPM#0 H_PROCHOT# 62-0402 62-0402 62-0402 100 H_BR#0 H_CPURST# H_IERR# H_PWRGD H_PROCHOT# VTT_OUT_LEFT C H_TESTHI0 56-0402 56-0402 56-0402 56-0402 56-0402 R2132 R2133 R2134 R2135 H_BR#0 H_CPURST# 8,32 H_PWRGD 16 V_FSB_VTT V_FSB_VTT R1909 R1910 R3004 R2139 R2140 VTT_OUT_LEFT VTT_OUT_RIGHT R2136 R2137 R2138 56-0402 56-0402 56-0402 X_62-0402 X_62-0402 470 470 470 H_FSBSEL0 H_FSBSEL1 H_FSBSEL2 H_FSBSEL0 H_FSBSEL1 H_FSBSEL2 4,10 4,10 4,10 H_FORCEPRT# CK_CPU# CK_CPU H_RS#2 H_RS#1 H_RS#0 4 H_RS#[0 2] Asynchronous TP13 TP15 H_BR#0 V_FSB_VTT V_FSB_VTT R2141 R2143 R1915 R1916 R1917 R1918 54.9_1% 54.9_1% 54.9_1% 54.9_1% 54.9_1% 54.9_1% DP3# DP2# DP1# DP0# J17 H16 H15 J16 ADSTB1# ADSTB0# DSTBP3# DSTBP2# DSTBP1# DSTBP0# DSTBN3# DSTBN2# DSTBN1# DSTBN0# AD5 R6 C17 G19 E12 B9 A16 G20 G12 C8 H_ADSTB#1 H_ADSTB#0 H_DSTBP#3 H_DSTBP#2 H_DSTBP#1 H_DSTBP#0 H_DSTBN#3 H_DSTBN#2 H_DSTBN#1 H_DSTBN#0 8 8 8 8 8 L1 K1 H_NMI H_INTR 15 15 C1902 R336,R337 place at ICH7 end of routing R2144 R2146 62-0402 62-0402 TRMTRIP# H_FERR# 1u_25V R3025 H_FERR# 15 VID0 TP19 TP20 TP21 TP22 R3026 1K R3027 1K R3028 1K R3029 1K R3030 1K VID1 VID2 VID3 VID4 VID5 H_D#53 H_D#52 H_D#51 H_D#50 H_D#49 H_D#48 H_D#47 H_D#46 H_D#45 H_D#44 H_D#43 H_D#42 H_D#41 H_D#40 H_D#39 H_D#38 H_D#37 H_D#36 H_D#35 H_D#34 H_D#33 H_D#32 H_D#31 H_D#30 H_D#29 H_D#28 H_D#27 H_D#26 H_D#25 H_D#24 H_D#23 H_D#22 H_D#21 H_D#20 H_D#19 H_D#18 H_D#17 H_D#16 H_D#15 H_D#14 H_D#13 H_D#12 H_D#11 H_D#10 H_D#9 H_D#8 H_D#7 H_D#6 H_D#5 H_D#4 H_D#3 H_D#2 H_D#1 H_D#0 VCC3 R2147 X_249RST H_D#[0 63] A C1903 C1904 10n_50V 1u_25V A R2148 Q161 7,8 V_FSB_VTT X_110RST-0402 GTL_DET X_2N7002E H_TESTHI0 R2149 R2150 C1905 X_61.9RST-0402 X_.1u_25V Micro-Star Int'l Co., Ltd X_51-0402 No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title Intel LGA775 Signal Block Size Document Number Custom MS-9618 Date: B 1K TEJAS B15 C14 C15 A14 D17 D20 G22 D22 E22 G21 F21 E21 F20 E19 E18 F18 F17 G17 G18 E16 E15 G16 G15 F15 G14 F14 G13 E13 D13 F12 F11 D10 E10 D7 E9 F9 F8 G9 D11 C12 B12 D8 C11 B10 A11 A10 A7 B7 B6 A5 C6 A4 C5 B4 D53# D52# D51# D50# D49# D48# D47# D46# D45# D44# D43# D42# D41# D40# D39# D38# D37# D36# D35# D34# D33# D32# D31# D30# D29# D28# D27# D26# D25# D24# D23# D22# D21# D20# D19# D18# D17# D16# D15# D14# D13# D12# D11# D10# D9# D8# D7# D6# D5# D4# D3# D2# D1# D0# 32 VTT_OUT_LEFT R1898 R1900 R1902 R1904 R1905 T2 J2 R1 G2 T1 A13 LINT1/NMI LINT0/INTR PLACE BPM TERMINATION NEAR CPU VTT_OUT_RIGHT 1u_25V COMP5 COMP4 COMP3 COMP2 COMP1 COMP0 PWRGOOD B22 A22 A19 B19 B21 C21 B18 A17 B16 C18 H_FSBSEL0 H L 10 C1628 C1626 GTLREF0 GTLREF1 GTLREF2 BSEL0 BSEL1 BSEL2 G23 H_FSBSEL0 L L R1919 124_1% R1921 U22A D FSB FREQUENCY TABLE GTLREF VOLTAGE SHOULD BE 0.628*VTT = 0.75V VID6 VID5# VID4# VID3# VID2# VID1# VID0# DBI0# DBI1# DBI2# DBI3# ITP_CLK1 ITP_CLK0 A8 G11 D19 C20 DBR# H_DBI#0 H_DBI#1 H_DBI#2 H_DBI#3 TP5 C1895 1u_25V 27,47 CPU_GTLREF VCC_SENSE VSS_SENSE VCC_MB_REGULATION VSS_MB_REGULATION H_IERR# VID[5 0] VID5 VID4 VID3 VID2 VID1 VID0 H_A#35 H_A#34 H_A#33 H_A#32 H_A#31 H_A#30 H_A#29 H_A#28 H_A#27 H_A#26 H_A#25 H_A#24 H_A#23 H_A#22 H_A#21 H_A#20 H_A#19 H_A#18 H_A#17 H_A#16 H_A#15 H_A#14 H_A#13 H_A#12 H_A#11 H_A#10 H_A#9 H_A#8 H_A#7 H_A#6 H_A#5 H_A#4 H_A#3 AJ6 AJ5 AH5 AH4 AG5 AG4 AG6 AF4 AF5 AB4 AC5 AB5 AA5 AD6 AA4 Y4 Y6 W6 AB6 W5 V4 V5 U4 U5 T4 U6 T5 R4 M4 L4 M5 P6 L5 22 15 H_DBI#0 H_DBI#1 H_DBI#2 H_DBI#3 C1894 1u_25V H_A#[35 3] A35# A34# A33# A32# A31# A30# A29# A28# A27# A26# A25# A24# A23# A22# A21# A20# A19# A18# A17# A16# A15# A14# A13# A12# A11# A10# A9# A8# A7# A6# A5# A4# A3# 8 8 C1893 VTT_OUT_RIGHT TP3 V_FSB_VTT FPRST_ICH_CPU 16,46 TP1 D Rev 1A Sheet Tuesday, February 01, 2005 of 51 AF19 AF18 AF15 AF14 AF12 AF11 AE9 AE23 AE22 AE21 AE19 AE18 AE15 AE14 AE12 AE11 AD8 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AC8 AC30 AC29 AC28 AC27 AC26 AC25 AC24 AC23 AB8 AA8 + 8 C VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCORE 4 Y8 VCC Y30 VCC Y29 VCC Y28 VCC Y27 VCC Y26 VCC Y25 VCC Y24 VCC Y23 VCC W8 VCC W30 VCC W29 VCC W28 VCC W27 VCC W26 VCC W25 VCC W24 VCC W23 VCC V8 VCC U8 VCC U30 VCC U29 VCC U28 VCC U27 VCC U26 VCC U25 VCC U24 VCC U23 VCC T8 VCC T30 VCC T29 VCC T28 VCC T27 VCC T26 VCC T25 VCC T24 VCC T23 VCC R8 VCC P8 VCC N8 VCC N30 VCC N29 VCC N28 VCC N27 VCC N26 VCC N25 VCC N24 VCC N23 VCC M8 VCC M30 VCC M29 VCC M28 VCC M27 VCC M26 VCC M25 VCC M24 VCC M23 VCC L8 VCC K8 VCC K30 VCC K29 VCC K28 VCC K27 VCC K26 VCC K25 VCC K24 VCC K23 VCC J9 VCC J8 VCC J30 VCC J29 VCC J28 VCC J27 VCC J26 VCC J25 VCC J24 VCC J23 VCC J22 VCC J21 VCC J20 VCC J19 VCC J18 VCC J15 VCC J14 VCC J13 VCC J12 VCC J11 VCC J10 VCC AN9 VCC AN8 VCC AN30VCC AN29VCC AN26VCC AN25VCC AF21 AF22 AF8 AF9 AG11 AG12 AG14 AG15 AG18 AG19 AG21 AG22 AG25 AG26 AG27 AG28 AG29 AG30 AG8 AG9 AH11 AH12 AH14 AH15 AH18 AH19 AH21 AH22 AH25 AH26 AH27 AH28 AH29 AH30 AH8 AH9 AJ11 AJ12 AJ14 AJ15 AJ18 AJ19 AJ21 AJ22 AJ25 AJ26 AJ8 AJ9 AK11 AK12 AK14 AK15 AK18 AK19 AK21 AK22 AK25 AK26 AK8 AK9 AL11 AL12 AL14 AL15 AL18 AL19 AL21 AL22 AL25 AL26 AL29 AL30 AL8 AL9 AM11 AM12 AM14 AM15 AM18 AM19 AM21 AM22 AM25 AM26 AM29 AM30 AM8 AM9 AN11 AN12 AN14 AN15 AN18 AN19 AN21 AN22 U116A R2158 R2159 1K_1% 1K_1% R2162 R2163 6.8KR-0805 499_1% VCC5 VCC5 VCC5 - A LM358MX_SOIC8 C1906 1u_25V + R2160 U116B 680 R2161 LM358MX_SOIC8 Q162 130_1% X_N-MMBT3904_SOT23 http://adf.ly/3o8pJ D VCORE VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCCA VSSA SFR VCC-IOPLL A23 B23 D23 C23 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTTPWRGD A25 A26 A27 A28 A29 A30 B25 B26 B27 B28 B29 B30 C25 C26 C27 C28 C29 C30 D25 D26 D27 D28 D29 D30 AM6 VTT_OUT_RIGHT VTT_OUT_LEFT VTT_SEL AA1 J1 F27 RSVD/VTT_PKGSENSE F29 VCORE V_FSB_VTT C1631 L32 10u R2151 X_0-0402 H_VCCIOPLL L33 10u H_VSSA R2153 X_0-0402 R2152 1u_10V X_0-0402 EC93 EC94 C1636 22u_6.3V 10u_10V-1206 X_1u_10V H_VCCA R2154 R2155 0-0402 0-0402 R2156 TEJ/PSC RSVD R2164 7.5KST Date: X_1K Tuesday, February 01, 2005 Sheet D U22B H_VCCA H_VSSA H_VCCIOPLL V_FSB_VTT C VTT_OUT_RIGHT VTT_OUT_LEFT VTT_PWRGD 49 VTT_SEL VCC3 ? TEJAS B B For Smithfield processor thermal Monitor Circuit V_FSB_VTT R2157 130_1% H_PROCHOT# Q163 H_FORCEPRT# X_N-MMBT3904_SOT23 A Micro-Star Int'l Co., Ltd Title No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Size Document Number Custom MS-9618 Intel LGA775 Power of 51 Rev 1A C B VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS Y7 Y5 Y2 W7 W4 V7 V6 V30 V3 V29 V28 V27 V26 V25 V24 V23 U7 U1 T7 T6 T3 R7 R5 R30 R29 R28 R27 R26 R25 R24 R23 R2 P7 P4 P30 P29 P28 P27 P26 P25 P24 P23 N7 N6 N3 M7 M1 L7 L6 L30 L3 L29 L28 L27 L26 L25 L24 L23 K7 K5 K2 J7 J4 H9 H8 H7 H6 H3 H29 H28 H27 H26 H25 H24 H23 H22 H21 H20 H19 H18 H17 V1 W1 Y3 TP23 TP25 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS GTLREF_SEL VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS MSID1 MSID0 COMP6 J3 N4 P5 R1927 RSVD RSVD RSVD TP24 E5 E6 E7 F23 F6 B13 AC4 AE3 AE4 D1 D14 E23 V_FSB_VTT NC NC NC RSVD IMPSEL NC RSVD COMP7 RSVD NC NC RSVD A12 A15 A18 A2 A21 A24 A6 A9 AA23 AA24 AA25 AA26 AA27 AA28 AA29 AA3 AA30 AA6 AA7 AB1 AB23 AB24 AB25 AB26 AB27 AB28 AB29 AB30 AB7 AC3 AC6 AC7 AD4 AD7 AE10 AE13 AE16 AE17 AE2 AE20 AE24 AE25 AE26 AE27 AE28 AE29 VSS AE30 VSS AE5 VSS AE7 VSS AF10 VSS AF13 VSS AF16 VSS AF17 VSS AF20 VSS AF23 VSS AF24 VSS AF25 VSS AF26 VSS AF27 VSS AF28 VSS AF29 VSS AF3 VSS AF30 VSS AF6 VSS AF7 VSS AG10VSS AG13VSS AG16VSS AG17VSS AG20VSS AG23VSS AG24VSS AG7 VSS AH1 VSS AH10VSS AH13VSS AH16VSS AH17VSS AH20VSS AH23VSS AH24VSS AH3 VSS AH6 VSS AH7 VSS AJ10 VSS AJ13 VSS AJ16 VSS AJ17 VSS AJ20 VSS AJ23 VSS AJ24 VSS AJ27 VSS AJ28 VSS AJ29 VSS AJ30 VSS AJ4 VSS AJ7 VSS AK10 VSS AK13 VSS AK16 VSS AK17 VSS AK2 VSS AK20 VSS AK23 VSS AK24 VSS AK27 VSS AK28 VSS AK29 VSS AK30 VSS AK5 VSS AK7 VSS AL10 VSS AL13 VSS AL16 VSS AL17 VSS AL20 VSS AL23 VSS AL24 VSS AL27 VSS AL28 VSS AL3 VSS AL7 VSS AM1 VSS AM10VSS AM13VSS AM16VSS AM17VSS AM20VSS AM23VSS AM24VSS AM27VSS AM28VSS AM4 VSS AM7 VID7 AN1 VSS AN10VSS AN13VSS AN16VSS AN17VSS AN2 VSS AN20VSS AN23VSS AN24VSS AN27VSS AN28VSS AN7 VID_SELECT B1 VSS B11 VSS B14 VSS R1930 51_1% R1926 56-0402 R1928 56-0402 R1929 54.9_1% 3 2 http://adf.ly/3o8pJ V_FSB_VTT 54.9_1% GTL_DET R1933 A 5,8 D D U22C VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS H14 H13 H12 H11 H10 G1 F7 F4 F22 F19 F16 F13 F10 E8 E29 E28 E27 E26 E25 E20 E2 E17 E14 E11 D9 D6 D5 D3 D24 D21 D18 D15 D12 C7 C4 C24 C22 C19 C16 C13 C10 B8 B5 B24 B20 B17 Size Custom MS-9618 Date: Tuesday, February 01, 2005 C B TEJAS TP26 51 Micro-Star Int'l Co., Ltd Sheet of A Title No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Intel LGA775 GND Document Number Rev 1A 51 5 H_A#[35 3] H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 D 4 CK_MCH CK_MCH# H_BR#0 5 5 5 5 5 5 C H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3 H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DBI#0 H_DBI#1 H_DBI#2 H_DBI#3 REV=A J39 K38 J42 K35 J37 M34 N35 R33 N32 N34 M38 N42 N37 N38 R32 R36 U37 R35 R38 V33 U34 U32 V42 U35 Y36 Y38 AA37 V32 Y34 AA35 AA42 AA34 AA38 HA3 HA4 HA5 HA6 HA7 HA8 HA9 HA10 HA11 HA12 HA13 HA14 HA15 HA16 HA17 HA18 HA19 HA20 HA21 HA22 HA23 HA24 HA25 HA26 HA27 HA28 HA29 HA30 HA31 HA32 HA33 HA34 HA35 M31 M29 AA41 HCLKP HCLKN HBREQ0# K41 F35 J27 E34 L43 G34 M26 B37 K40 A38 E29 B32 HDSTBP0# HDSTBP1# HDSTBP2# HDSTBP3# HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3# HDINV0# HDINV1# HDINV2# HDINV3# T40 Y43 T43 H_RSB_0 HRS1# HRS2# W40 E41 D41 K36 G37 E42 U40 W41 U41 V41 P40 U42 C30 D42 U39 M36 V35 W42 HTRDY# HREQ0# HREQ1# HREQ2# HREQ3# HREQ4# HLOCK# HHITM# HHIT# HDRDY# HDEFER# HDBSY# HCPURST# HBPRI# HBNR# HADSTB0# HADSTB1# HADS# A28 C27 HRCOMP HSCOMP R27 P27 RESERVED RESERVED H_RS#[0 2] H_RS#0 H_RS#1 H_RS#2 H_REQ#[0 4] H_TRDY# 5 5 5 5,32 5 5 B H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 H_LOCK# H_HITM# H_HIT# H_DRDY# H_DEFER# H_DBSY# H_CPURST# H_BPRI# H_BNR# H_ADSTB#0 H_ADSTB#1 H_ADS# R1935 16.9_1% V_FSB_VTT R1934 H_D#[0 63] U24-1 49.9_1% HD0 HD1 HD2 HD3 HD4 HD5 HD6 HD7 HD8 HD9 HD10 HD11 HD12 HD13 HD14 HD15 HD16 HD17 HD18 HD19 HD20 HD21 HD22 HD23 HD24 HD25 HD26 HD27 HD28 HD29 HD30 HD31 HD32 HD33 HD34 HD35 HD36 HD37 HD38 HD39 HD40 HD41 HD42 HD43 HD44 HD45 HD46 HD47 HD48 HD49 HD50 HD51 HD52 HD53 HD54 HD55 HD56 HD57 HD58 HD59 HD60 HD61 HD62 HD63 P41 M39 P42 M42 N41 M40 L40 M41 K42 G39 J41 G42 G40 G41 F40 F43 F37 E37 J35 D39 C41 B39 B40 H34 C37 J32 B35 J34 B34 F32 L32 J31 H31 M33 K31 M27 K29 F31 H29 F29 L27 M24 J26 K26 G26 H24 K24 F24 E31 A33 E40 D37 C39 D38 D33 C35 D34 C34 B31 C31 C32 D32 B30 D30 HSWING HPCREQ# HEDRDY# B27 F38 Y40 H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63 http://adf.ly/3o8pJ U24-2 REV=1.0 44 44 44 44 44 44 44 44 EXP_MCH_RX0 EXP_MCH_RX1 EXP_MCH_RX2 EXP_MCH_RX3 EXP_MCH_RX4 EXP_MCH_RX5 EXP_MCH_RX6 EXP_MCH_RX7 G12 A11 J13 E10 J9 F7 C4 G6 E2 K9 M6 K2 R11 R8 P2 V9 EXP_RXP0 EXP_RXP1 EXP_RXP2 EXP_RXP3 EXP_RXP4 EXP_RXP5 EXP_RXP6 EXP_RXP7 EXP_RXP8 EXP_RXP9 EXP_RXP10 EXP_RXP11 EXP_RXP12 EXP_RXP13 EXP_RXP14 EXP_RXP15 EXP_TXP0 EXP_TXP1 EXP_TXP2 EXP_TXP3 EXP_TXP4 EXP_TXP5 EXP_TXP6 EXP_TXP7 EXP_TXP8 EXP_TXP9 EXP_TXP10 EXP_TXP11 EXP_TXP12 EXP_TXP13 EXP_TXP14 EXP_TXP15 D14 B13 D12 C10 A9 D7 A6 F4 G2 J3 L4 M2 N3 T4 U2 V3 44 44 44 44 44 44 44 44 EXP_MCH_RX0# EXP_MCH_RX1# EXP_MCH_RX2# EXP_MCH_RX3# EXP_MCH_RX4# EXP_MCH_RX5# EXP_MCH_RX6# EXP_MCH_RX7# F12 B10 H13 F10 H10 F9 D3 J6 F1 K8 M7 L1 R10 R7 T1 V10 EXP_RXN0 EXP_RXN1 EXP_RXN2 EXP_RXN3 EXP_RXN4 EXP_RXN5 EXP_RXN6 EXP_RXN7 EXP_RXN8 EXP_RXN9 EXP_RXN10 EXP_RXN11 EXP_RXN12 EXP_RXN13 EXP_RXN14 EXP_RXN15 EXP_TXN0 EXP_TXN1 EXP_TXN2 EXP_TXN3 EXP_TXN4 EXP_TXN5 EXP_TXN6 EXP_TXN7 EXP_TXN8 EXP_TXN9 EXP_TXN10 EXP_TXN11 EXP_TXN12 EXP_TXN13 EXP_TXN14 EXP_TXN15 C13 B12 D11 C9 B7 D6 B5 G4 J1 K4 M4 N2 P4 U4 V2 W4 DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 W2 AA2 AA7 AB3 Y1 AB1 AA6 AC4 DMI_ICH_RX0 15 DMI_ICH_RX1 15 DMI_ICH_RX2 15 DMI_ICH_RX3 15 DMI_ICH_RX0# 15 DMI_ICH_RX1# 15 DMI_ICH_RX2# 15 DMI_ICH_RX3# 15 DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 V6 AA9 AA4 AC9 V7 AA10 Y4 AC8 DMI_ICH_TX0 DMI_ICH_TX1 DMI_ICH_TX2 DMI_ICH_TX3 DMI_ICH_TX0# DMI_ICH_TX1# DMI_ICH_TX2# DMI_ICH_TX3# R1941 GRCOMP AC12 AC11 24.9_1%-0402 B14 B16 CK_MCH_PCIE CK_MCH_PCIE# EXP_COMPO EXP_COMPI GCLKP GCLKN V_FSB_VTT 44 44 44 44 44 44 44 44 EXP_MCH_TX0# EXP_MCH_TX1# EXP_MCH_TX2# EXP_MCH_TX3# EXP_MCH_TX4# EXP_MCH_TX5# EXP_MCH_TX6# EXP_MCH_TX7# D 44 44 44 44 44 44 44 44 R1936 301_1%-0402 C 15 15 15 15 15 15 15 15 Mukilteo_14 51 MCH_HSWING H_PCREQ# C1640 TP54 R1940 84.5RST 10n_50V VCORE D27 D28 EXP_MCH_TX0 EXP_MCH_TX1 EXP_MCH_TX2 EXP_MCH_TX3 EXP_MCH_TX4 EXP_MCH_TX5 EXP_MCH_TX6 EXP_MCH_TX7 V_1P5_PCIEXPRESS R1938 HDVREF HACCVREF V_FSB_VTT MCH_GTLREF VCC12 B R2165 R2166 X_619RST X_10K R1937 Q164 124_1% GTL_DET 5,7 X_2N7002E R2109 Mukilteo_14 MCH_GTLREF C1637 10 2.2p_50V R1939 C1639 C1638 220p_16V-0402 1u_25V C2348 210_1% 1u_10V A A Micro-Star Int'l Co., Ltd No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title Glenwood CPU/PCI Signal Size Document Number Custom MS-9618 Date: Tuesday, February 01, 2005 Rev 1A Sheet of 51 http://adf.ly/3o8pJ U24-3 U24-4 REV=A REV=A MCH_VREF_A SWE_A# SCAS_A# SRAS_A# AL15 AK15 RSV/TP1 RSV/TP0 BA37 AY38 BB37 AY39 SODT_A0 SODT_A1 SODT_A2 SODT_A3 BB32 BA30 BB30 AY30 BC28 BA27 AY28 AY27 BB27 AW27 AY33 BB26 BA26 AW37 SMA_A0 SMA_A1 SMA_A2 SMA_A3 SMA_A4 SMA_A5 SMA_A6 SMA_A7 SMA_A8 SMA_A9 SMA_A10 SMA_A11 SMA_A12 SMA_A13 BB35 BC38 BA34 BA39 SCS_A0# SCS_A1# SCS_A2# SCS_A3# AY25 BC24 BA25 AY24 SCKE_A0 SCKE_A1 SCKE_A2 SCKE_A3 AW32 AY6 AK41 BA31 BC6 AH40 AY32 BA5 AK42 BB31 AY7 AH43 SCLK_A0# SCLK_A1# SCLK_A2# SCLK_A3# SCLK_A4# SCLK_A5# SCLK_A0 SCLK_A1 SCLK_A2 SCLK_A3 SCLK_A4 SCLK_A5 DDRA_CB0 DDRA_CB1 DDRA_CB2 DDRA_CB3 DDRA_CB4 DDRA_CB5 DDRA_CB6 DDRA_CB7 AP18 AR18 AR21 AP21 AM18 AM20 AT20 AV20 SCB_A0 SCB_A1 SCB_A2 SCB_A3 SCB_A4 SCB_A5 SCB_A6 SCB_A7 DDRA_BA0 DDRA_BA1 DDRA_BA2 BC33 BA32 BB25 SBS_A0 SBS_A1 SBS_A2 TP27 TP28 12,14 DDRA_ODT[3 0] DDRA_ODT0 DDRA_ODT1 DDRA_ODT2 DDRA_ODT3 12,14 DDRA_A[13 0] 12,14 DDRA_CS#[3 0] DDRA_A0 DDRA_A1 DDRA_A2 DDRA_A3 DDRA_A4 DDRA_A5 DDRA_A6 DDRA_A7 DDRA_A8 DDRA_A9 DDRA_A10 DDRA_A11 DDRA_A12 DDRA_A13 DDRA_CS#0 DDRA_CS#1 DDRA_CS#2 DDRA_CS#3 12,14 DDRA_CKE[3 0] 12 12 12 12 12 12 12 12 12 12 12 12 C DDRA_CKE0 DDRA_CKE1 DDRA_CKE2 DDRA_CKE3 DDRA_CLK#0 DDRA_CLK#1 DDRA_CLK#2 DDRA_CLK#3 DDRA_CLK#4 DDRA_CLK#5 DDRA_CLK0 DDRA_CLK1 DDRA_CLK2 DDRA_CLK3 DDRA_CLK4 DDRA_CLK5 12 DDRA_CB[7:0] DDRA_DQS#[8:0] SMVREF0 BA35 AY37 AY34 12,14 DDRA_WE# 12,14 DDRA_CAS# 12,14 DDRA_RAS# D AH1 12,14 DDRA_BA[2 0] VCC_DDR2 R2167 0-0402 MCH_VREF_B C1641 1u_25V B R1942 1K_1%-0402 SDQS_A0# SDQS_A1# SDQS_A2# SDQS_A3# SDQS_A4# SDQS_A5# SDQS_A6# SDQS_A7# SDQS_A8# SDQS_A0 SDQS_A1 SDQS_A2 SDQS_A3 SDQS_A4 SDQS_A5 SDQS_A6 SDQS_A7 SDQS_A8 AU2 BB4 BC11 AP15 AW35 AP41 AG41 AC41 AV18 DDRA_DQS#0 DDRA_DQS#1 DDRA_DQS#2 DDRA_DQS#3 DDRA_DQS#4 DDRA_DQS#5 DDRA_DQS#6 DDRA_DQS#7 DDRA_DQS#8 AU3 BB5 BA12 AT15 AU35 AN40 AG42 AC42 AU18 DDRA_DQS0 DDRA_DQS1 DDRA_DQS2 DDRA_DQS3 DDRA_DQS4 DDRA_DQS5 DDRA_DQS6 DDRA_DQS7 DDRA_DQS8 SDQ_A0 SDQ_A1 SDQ_A2 SDQ_A3 SDQ_A4 SDQ_A5 SDQ_A6 SDQ_A7 SDQ_A8 SDQ_A9 SDQ_A10 SDQ_A11 SDQ_A12 SDQ_A13 SDQ_A14 SDQ_A15 SDQ_A16 SDQ_A17 SDQ_A18 SDQ_A19 SDQ_A20 SDQ_A21 SDQ_A22 SDQ_A23 SDQ_A24 SDQ_A25 SDQ_A26 SDQ_A27 SDQ_A28 SDQ_A29 SDQ_A30 SDQ_A31 SDQ_A32 SDQ_A33 SDQ_A34 SDQ_A35 SDQ_A36 SDQ_A37 SDQ_A38 SDQ_A39 SDQ_A40 SDQ_A41 SDQ_A42 SDQ_A43 SDQ_A44 SDQ_A45 SDQ_A46 SDQ_A47 SDQ_A48 SDQ_A49 SDQ_A50 SDQ_A51 SDQ_A52 SDQ_A53 SDQ_A54 SDQ_A55 SDQ_A56 SDQ_A57 SDQ_A58 SDQ_A59 SDQ_A60 SDQ_A61 SDQ_A62 SDQ_A63 AR2 AU4 AW4 AW3 AP2 AR3 AV4 AV1 AY2 BA3 BA9 BB9 AW2 AY3 BA7 BB7 BB10 BA10 BB13 BA13 AW10 AY10 AY12 BB12 AM13 AT13 AP17 AR17 AM15 AP13 AV15 AM17 AP32 AV34 AU37 AU39 AV32 AT32 AR34 AV38 AP39 AP40 AM41 AM42 AR41 AR42 AN43 AM40 AL39 AK40 AF39 AE40 AL41 AL42 AF41 AF42 AD40 AD43 AA39 AA40 AE42 AE41 AB41 AB42 SDM_A0 SDM_A1 SDM_A2 SDM_A3 SDM_A4 SDM_A5 SDM_A6 SDM_A7 AU5 AY5 AY11 AV13 AT34 AP42 AG40 AC40 DDRA_DQ0 DDRA_DQ1 DDRA_DQ2 DDRA_DQ3 DDRA_DQ4 DDRA_DQ5 DDRA_DQ6 DDRA_DQ7 DDRA_DQ8 DDRA_DQ9 DDRA_DQ10 DDRA_DQ11 DDRA_DQ12 DDRA_DQ13 DDRA_DQ14 DDRA_DQ15 DDRA_DQ16 DDRA_DQ17 DDRA_DQ18 DDRA_DQ19 DDRA_DQ20 DDRA_DQ21 DDRA_DQ22 DDRA_DQ23 DDRA_DQ24 DDRA_DQ25 DDRA_DQ26 DDRA_DQ27 DDRA_DQ28 DDRA_DQ29 DDRA_DQ30 DDRA_DQ31 DDRA_DQ32 DDRA_DQ33 DDRA_DQ34 DDRA_DQ35 DDRA_DQ36 DDRA_DQ37 DDRA_DQ38 DDRA_DQ39 DDRA_DQ40 DDRA_DQ41 DDRA_DQ42 DDRA_DQ43 DDRA_DQ44 DDRA_DQ45 DDRA_DQ46 DDRA_DQ47 DDRA_DQ48 DDRA_DQ49 DDRA_DQ50 DDRA_DQ51 DDRA_DQ52 DDRA_DQ53 DDRA_DQ54 DDRA_DQ55 DDRA_DQ56 DDRA_DQ57 DDRA_DQ58 DDRA_DQ59 DDRA_DQ60 DDRA_DQ61 DDRA_DQ62 DDRA_DQ63 MCH_VREF_A R1943 1K_1%-0402 CB104 C1642 1u_10V 1u_25V MCH_VREF_B 13,14 DDRB_WE# 13,14 DDRB_CAS# 13,14 DDRB_RAS# TP29 TP30 DDRA_DQS[8:0] 13,14 DDRB_ODT[3 0] 12 DDRB_A0 DDRB_A1 DDRB_A2 DDRB_A3 DDRB_A4 DDRB_A5 DDRB_A6 DDRB_A7 DDRB_A8 DDRB_A9 DDRB_A10 DDRB_A11 DDRB_A12 DDRB_A13 12 13,14 DDRB_CS#0 13,14 DDRB_CS#1 13,14 DDRB_CS#2 13,14 DDRB_CS#3 13,14 DDRB_CKE[3 0] 13 13 13 13 13 13 13 13 13 13 13 13 SMVREF1 BA41 AW42 BB40 SWE_B# SCAS_B# SRAS_B# AL17 AK17 RSV/TP3 RSV/TP2 SODT_B0 SODT_B1 SODT_B2 SODT_B3 AW23 BA22 BB22 BB21 BA21 AY21 BC20 BA19 AY20 AY19 BB23 BB18 BA18 AV40 SMA_B0 SMA_B1 SMA_B2 SMA_B3 SMA_B4 SMA_B5 SMA_B6 SMA_B7 SMA_B8 SMA_B9 SMA_B10 SMA_B11 SMA_B12 SMA_B13 DDRB_CS#0 DDRB_CS#1 DDRB_CS#2 DDRB_CS#3 BA40 AU40 AW40 AU41 SCS_B0 SCS_B1 SCS_B2 SCS_B3 DDRB_CKE0 DDRB_CKE1 DDRB_CKE2 DDRB_CKE3 AY16 BA17 AY17 BA14 SCKE_B0 SCKE_B1 SCKE_B2 SCKE_B3 AM27 AJ11 AL36 AR26 AJ6 AJ36 AM29 AJ9 AL38 AP26 AJ7 AJ38 SCLK_B0# SCLK_B1# SCLK_B2# SCLK_B3# SCLK_B4# SCLK_B5# SCLK_B0 SCLK_B1 SCLK_B2 SCLK_B3 SCLK_B4 SCLK_B5 DDRB_CB0 DDRB_CB1 DDRB_CB2 DDRB_CB3 DDRB_CB4 DDRB_CB5 DDRB_CB6 DDRB_CB7 AM24 AM23 AV24 AM26 AM21 AN23 AP24 AT24 SCB_B0 SCB_B1 SCB_B2 SCB_B3 SCB_B4 SCB_B5 SCB_B6 SCB_B7 DDRB_BA0 DDRB_BA1 DDRB_BA2 BA23 AY23 BB17 SBS_B0 SBS_B1 SBS_B2 DDRB_CLK#0 DDRB_CLK#1 DDRB_CLK#2 DDRB_CLK#3 DDRB_CLK#4 DDRB_CLK#5 DDRB_CLK0 DDRB_CLK1 DDRB_CLK2 DDRB_CLK3 DDRB_CLK4 DDRB_CLK5 13 DDRB_CB[7:0] DDRB_DQS#[8:0] AG3 DDRB_ODT0 AY42 DDRB_ODT1 AV43 DDRB_ODT2 AW41 DDRB_ODT3 AU42 13,14 DDRB_A[13:0] DDRA_DQ[63:0] 13,14 DDRB_BA[2:0] VCC_DDR2 R1945 80.6_1%-0402 AG2 AF1 AE2 AF3 R1944 80.6_1%-0402 C1907 1u_25V R2168 SRCOMP1 SRCOMP0 SOCOMP1 SOCOMP0 X_40.2RST-0402 R2169 X_40.2RST-0402 DDRA_DQM[7:0] PLACE CLOSE TO MCH 12 SDQS_B0# SDQS_B1# SDQS_B2# SDQS_B3# SDQS_B4# SDQS_B5# SDQS_B6# SDQS_B7# SDQS_B8# AM3 AG8 AR7 AR12 AV29 AM35 AG32 AD39 AP23 DDRB_DQS#0 DDRB_DQS#1 DDRB_DQS#2 DDRB_DQS#3 DDRB_DQS#4 DDRB_DQS#5 DDRB_DQS#6 DDRB_DQS#7 DDRB_DQS#8 SDQS_B0 SDQS_B1 SDQS_B2 SDQS_B3 SDQS_B4 SDQS_B5 SDQS_B6 SDQS_B7 SDQS_B8 AM2 AG6 AR6 AR10 AT29 AP35 AG34 AD36 AR23 DDRB_DQS0 DDRB_DQS1 DDRB_DQS2 DDRB_DQS3 DDRB_DQS4 DDRB_DQS5 DDRB_DQS6 DDRB_DQS7 DDRB_DQS8 SDQ_B0 SDQ_B1 SDQ_B2 SDQ_B3 SDQ_B4 SDQ_B5 SDQ_B6 SDQ_B7 SDQ_B8 SDQ_B9 SDQ_B10 SDQ_B11 SDQ_B12 SDQ_B13 SDQ_B14 SDQ_B15 SDQ_B16 SDQ_B17 SDQ_B18 SDQ_B19 SDQ_B20 SDQ_B21 SDQ_B22 SDQ_B23 SDQ_B24 SDQ_B25 SDQ_B26 SDQ_B27 SDQ_B28 SDQ_B29 SDQ_B30 SDQ_B31 SDQ_B32 SDQ_B33 SDQ_B34 SDQ_B35 SDQ_B36 SDQ_B37 SDQ_B38 SDQ_B39 SDQ_B40 SDQ_B41 SDQ_B42 SDQ_B43 SDQ_B44 SDQ_B45 SDQ_B46 SDQ_B47 SDQ_B48 SDQ_B49 SDQ_B50 SDQ_B51 SDQ_B52 SDQ_B53 SDQ_B54 SDQ_B55 SDQ_B56 SDQ_B57 SDQ_B58 SDQ_B59 SDQ_B60 SDQ_B61 SDQ_B62 SDQ_B63 AK2 AL3 AN1 AP3 AK3 AL2 AM4 AP4 AF9 AG11 AL10 AL12 AF11 AJ12 AL9 AL7 AM10 AP6 AW7 AU7 AM6 AM8 AP9 AV6 AT10 AU10 AN12 AR13 AR9 AV7 AV12 AM11 AR27 AN29 AR31 AM31 AP27 AU27 AP31 AU31 AP36 AP37 AM33 AJ31 AR35 AU38 AM38 AN32 AJ32 AJ34 AF32 AF34 AL32 AL34 AG35 AD32 AC32 AD34 Y32 AA32 AF35 AF37 AC34 AC35 DDRB_DQ0 DDRB_DQ1 DDRB_DQ2 DDRB_DQ3 DDRB_DQ4 DDRB_DQ5 DDRB_DQ6 DDRB_DQ7 DDRB_DQ8 DDRB_DQ9 DDRB_DQ10 DDRB_DQ11 DDRB_DQ12 DDRB_DQ13 DDRB_DQ14 DDRB_DQ15 DDRB_DQ16 DDRB_DQ17 DDRB_DQ18 DDRB_DQ19 DDRB_DQ20 DDRB_DQ21 DDRB_DQ22 DDRB_DQ23 DDRB_DQ24 DDRB_DQ25 DDRB_DQ26 DDRB_DQ27 DDRB_DQ28 DDRB_DQ29 DDRB_DQ30 DDRB_DQ31 DDRB_DQ32 DDRB_DQ33 DDRB_DQ34 DDRB_DQ35 DDRB_DQ36 DDRB_DQ37 DDRB_DQ38 DDRB_DQ39 DDRB_DQ40 DDRB_DQ41 DDRB_DQ42 DDRB_DQ43 DDRB_DQ44 DDRB_DQ45 DDRB_DQ46 DDRB_DQ47 DDRB_DQ48 DDRB_DQ49 DDRB_DQ50 DDRB_DQ51 DDRB_DQ52 DDRB_DQ53 DDRB_DQ54 DDRB_DQ55 DDRB_DQ56 DDRB_DQ57 DDRB_DQ58 DDRB_DQ59 DDRB_DQ60 DDRB_DQ61 DDRB_DQ62 DDRB_DQ63 13 D DDRB_DQS[8:0] DDRB_DQ[63:0] 13 13 C B 12 DDRA_DQM0 DDRA_DQM1 DDRA_DQM2 DDRA_DQM3 DDRA_DQM4 DDRA_DQM5 DDRA_DQM6 DDRA_DQM7 SDM_B0 SDM_B1 SDM_B2 SDM_B3 SDM_B4 SDM_B5 SDM_B6 SDM_B7 AM5 AG9 AP8 AV9 AR29 AR38 AJ39 AD37 DDRB_DQM[7:0] DDRB_DQM0 DDRB_DQM1 DDRB_DQM2 DDRB_DQM3 DDRB_DQM4 DDRB_DQM5 DDRB_DQM6 DDRB_DQM7 13 Mukilteo_14 Mukilteo_14 A A Micro-Star Int'l Co., Ltd No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title Glenwood Memory Signal Size C Document Number Date: Tuesday, February 01, 2005 Rev 1A MS-9618 Sheet of 51 http://adf.ly/3o8pJ V_2P5_MCH 2.5V DAC Voltage Supplier D35 U24-5 V_1P5_CORE V_1P5_CORE REV=A D R2173 10K X_1K R2177 X_1K R2178 R2179 R2180 4,5 H_FSBSEL2 4,5 H_FSBSEL1 4,5 H_FSBSEL0 10K 10K 10K M20 D19 EXTTS# RESERVED F20 N21 C19 L21 RSV/TP7 RSV/TP6 RSV/TP5 RSV/TP4 K21 H20 J20 EXP_SLR XORTEST ALLZTEST L20 H21 F21 BSEL2 BSEL1 BSEL0 RESERVED RSTIN# PWROK ICH_SYNC# V31 AE3 AD1 N23 VCC5 PLTRST_MCH# 32 PWROK 16,32,44,49 ICH_SYNC# 16 V_2P5_MCH NOPOP D X_BAT54C C1915 C1916 1u_25V 2.2u_6.3V V_2P5_MCH U20 VIN SHDN VOUT BYPASS FAN2502S25 + 49 EN_V_2P5_MCH GND R2172 CB105 CT11 C1917 1u_25V 100u_25V 470p_50V C C Mukilteo_14 U24-7 V_FSB_VTT REV=A B RESERVED RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC AJ27 AJ26 AJ24 AJ23 AJ21 AG27 AG26 AG25 AG24 AG23 AG22 AG21 +1 BC43 BC42 BC2 BC1 BB43 BB3 BB2 BB1 BA2 P29 C42 C2 B43 B42 B41 B3 B2 A42 EC97 C1910 C1911 C1912 C1913 C1914 560u_2.5V/FP 10u_6.3V-0805 10u_6.3V-0805 10u_6.3V-0805 1u_25V 1u_25V A43 V_1P5_CORE C2356 C2357 C2358 C2359 C2360 C2361 1u_25V 1u_25V 1u_25V 10u_6.3V-0805 10u_6.3V-0805 1u_25V B Mukilteo_14 V_1P5_CORE V_1P5_PCIEXPRESS EXP Mode TABLE BSEL A C1918 C1919 C1920 C1921 C1922 C1923 C1924 C1925 C1926 C1927 C1928 1u_25V 1u_25V 1u_25V 10u_6.3V-0805 10u_6.3V-0805 1u_25V 1u_25V 1u_25V 10n_50V 1u_25V 1n_16V PSB FREQUENCY R315 Normal Operation R325 Reverse Mode 267 MHZ (800) 0 0 133 MHZ (533) 200 MHZ (800) VCC_DDR2 A Micro-Star Int'l Co., Ltd C1929 C1930 C1931 C1932 C1933 2.2u_6.3V 2.2u_6.3V 1u_16V-0402 2.2u_6.3V 1u_16V-0402 No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Title Glenwood Misc/Power Signal Size Document Number Custom MS-9618 Date: Tuesday, February 01, 2005 Rev 1A Sheet 10 of 51 CT12 C1934 C1935 100u_25V 10u_10V-0805 10u_10V-0805 AD8 AD7 AD6 AD5 90n_2A_1206 VSS VSS VSS VSS AJ29 AJ20 AG20 AG19 AF29 AF27 AF26 AF24 AF22 AF20 AF18 AF17 AF15 AE27 AE26 AE25 AE23 AE21 AE19 AE17 AD29 AD27 AD26 AD24 AD22 AD20 AD18 AD17 AD15 AC29 AC27 AC26 AC25 AC19 AC17 AC15 AB27 AB26 AB24 AB20 AB18 AB17 AA29 AA27 AA26 AA25 AA19 AA17 AA15 Y27 Y26 Y24 Y22 Y20 Y19 Y18 Y17 Y15 W27 W25 W23 W21 W19 W18 W17 VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC 1u_25V C21 A22 B20 A20 VCCA_3GBG C1648 470u_6.3V B19 0.22u-16V CT15 VCC2 1u_25V http://adf.ly/3o8pJ L37 VCCA_MPLL VCCA_HPLL VCCA_EXPPLL VCCA_3GBG 470u_6.3V V_2P5_MCH V29 VCC V27 VCC V26 VCC V24 VCC V23 VCC V22 VCC V21 VCC V20 VCC V19 VCC V18 VCC V17 VCC V15 VCC U27 VCC U26 VCC U25 VCC U24 VCC U23 VCC U22 VCC U21 VCC U20 VCC U19 VCC U18 VCC U17 VCC U15 VCC R26 VCC R24 VCC R23 VCC R21 VCC R20 VCC R18 VCC R17 VCC AK27VCC AK26VCC AK24VCC AK23VCC AK21VCC AK20VCC AG30VCC AF30 VCC AC30VCC AC23VCC AC21VCC AB22VCC AA23VCC AA21VCC Y30 VCC U30 VCC P18 VCC P17 VCC N18 VCC N17 VCC M18 VCC M17 VCC L18 VCC L17 VCC K18 VCC K17 VCC J18 VCC J17 VCC H18 VCC H17 VCC G18 VCC G17 VCC F18 VCC F17 VCC E18 VCC C1646 BC40 AY43 BC35 BC31 BC26 BC22 BC18 BC16 BC13 BB42 BB38 BB33 BB28 BB24 BB20 BB16 AY41 AY14 AW34 AW31 AW29 AW26 AW24 AW20 AW18 AW17 AW15 AV42 AV31 AV23 M23 L23 K23 J23 H23 G23 F27 F23 E27 E26 E24 E23 D25 D24 D23 C26 C25 C23 B26 B25 B24 A26 A24 470u_6.3V CT14 VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VCCSM VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT 1u_25V F26 F6 F2 E35 E32 E21 E20 E12 E9 E7 E4 E3 D21 D20 D10 D5 D2 C40 C22 C14 C12 C7 C5 C3 B38 B33 B28 B23 B22 B21 B11 B9 B6 B4 A35 A31 A13 REV=A C1938 ANALOG FILTERS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS R15 VCC3G AA14VCC3G AA13VCC3G AA12VCC3G Y14 VCC3G Y13 VCC3G Y12 VCC3G Y10 VCC3G Y9 VCC3G Y7 VCC3G Y6 VCC3G V14 VCC3G V13 VCC3G V12 VCC3G U14 VCC3G U13 VCC3G U12 VCC3G U10 VCC3G U9 VCC3G U7 VCC3G U6 VCC3G R14 VCC3G R13 VCC3G P15 VCC3G P14 VCC3G N15 VCC3G N13 VCC3G N12 VCC3G N11 VCC3G N10 VCC3G N9 VCC3G N8 VCC3G N7 VCC3G N6 VCC3G M15 VCC3G M13 VCC3G L15 VCC3G L13 VCC3G K15 VCC3G J15 VCC3G H15 VCC3G G15 VCC3G F15 VCC3G F13 VCC3G E17 VCC3G E15 VCC3G E13 VCC3G D17 VCC3G D16 VCC3G C18 VCC3G C17 VCC3G B18 VCC3G B17 VCC3G A18 VCC3G A16 VCC3G C 10u_10V-0805 I=45mA VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS L31 L29 L26 L24 L12 L2 K39 K37 K34 K32 K27 K20 K13 K12 K10 K7 K6 K5 K3 J43 J38 J29 J24 J21 J12 J10 J7 J5 J2 H32 H27 H26 H12 G38 G35 G32 G31 G29 G27 G24 G21 G20 G13 G10 G9 G7 G5 G3 F42 F34 10u C1645 V5 V1 U38 U36 U33 U31 U11 U8 U5 U3 T42 T2 R39 R37 R34 R31 R30 R12 R9 R6 R5 P30 P26 P24 P23 P21 P20 P3 N43 N39 N36 N33 N31 N29 N27 N26 N24 N20 N5 N1 M37 M35 M21 M11 M10 M9 M8 M5 M3 L42 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS L35 C1644 AJ33 AJ30 AJ14 AJ13 AJ10 AJ8 AJ5 AH42 AH4 AH2 AG39 AG38 AG37 AG36 AG33 AG31 AG14 AG13 AG12 AG10 AG7 AG5 AG4 AF43 AF38 AF36 AF33 AF31 AF14 AF13 AF12 AF10 AF8 AF7 AF6 AF5 AF2 AE4 AD42 AD38 AD35 AD33 AD31 AD30 AD14 AD13 AD12 AD11 AD10 AD9 B REV=A VCCA_GPLL VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS AD4 VSS AD2 VSS AC39VSS AC38VSS AC37VSS AC36VSS AC33VSS AC31VSS AC22VSS AC14VSS AC13VSS AC10VSS AC7 VSS AC6 VSS AC5 VSS AC3 VSS AC2 VSS AB43VSS AB23VSS AB21VSS AB2 VSS AA36VSS AA33VSS AA31VSS AA30VSS AA22VSS AA11VSS AA8 VSS AA5 VSS AA3 VSS Y42 VSS Y39 VSS Y37 VSS Y35 VSS Y33 VSS Y31 VSS Y11 VSS Y8 VSS Y5 VSS Y2 VSS W3 VSS V43 VSS V39 VSS V38 VSS V37 VSS V36 VSS V34 VSS V30 VSS V11 VSS V8 VSS L34 BB11VSS BB6 VSS BA42VSS BA4 VSS AW21VSS AW13VSS AW12VSS AW9 VSS AV37VSS AV35VSS AV27VSS AV26VSS AV21VSS AV17VSS AV10VSS AV2 VSS AU34VSS AU32VSS AU29VSS AU26VSS AU24VSS AU23VSS AU21VSS AU20VSS AU17VSS AU15VSS AU13VSS AU12VSS AU9 VSS AU6 VSS AT31 VSS AT27 VSS AT26 VSS AT23 VSS AT21 VSS AT18 VSS AT17 VSS AT12 VSS AR43VSS AR39VSS AR37VSS AR32VSS AR24VSS AR20VSS AR15VSS AR5 VSS AR1 VSS AP38VSS AP34VSS AP29VSS AP20 AP12 AP10 AP7 AP5 AN42 AN31 AN27 AN26 AN24 AN21 AN20 AN18 AN17 AN15 AN13 AN4 AN2 AM39 AM37 AM36 AM34 AM9 AM7 AL43 AL37 AL35 AL33 AL31 AL29 AL27 AL26 AL24 AL23 AL21 AL20 AL18 AL13 AL11 AL8 AL6 AL5 AL1 AK30 AK29 AK18 AK14 AK4 AJ37 AJ35 1u_0.2A-0805 10u VCCA_HPLL + VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS V_1P5_CORE + A REV=A + + BC4 VSS AY1 VSS AJ18 VSS AJ17 VSS AJ15 VSS AG29VSS AG18VSS AG17VSS AG15VSS AF25 VSS AF23 VSS AF21 VSS AF19 VSS AE24VSS AE22VSS AE20VSS AE18VSS AD25VSS AD23VSS AD21VSS AD19VSS AC24VSS AC20VSS AC18VSS AB25VSS AB19VSS AA24VSS AA20VSS AA18VSS Y29 VSS Y25 VSS Y23 VSS Y21 VSS W26 VSS W24 VSS W22 VSS W20 VSS V25 VSS U29 VSS R29 VSS D43 VSS D1 VSS A40 VSS A4 VSS BC9 VSS BB41VSS BB39VSS BB34VSS BB19VSS BB14VSS 2 VCCA_3GBG V_1P5_CORE V_1P5_PCIEXPRESS I=45mA L38 0-1206 CT13 C1936 D 10u_10V-0805 C1937 R3045 0.47R1%1206 C2349 10u6.3VX5R-1206 Date: 10u_10V-0805 L36 D VCCA_MPLL I=60mA VCCA_GPLL VCCA_HPLL VCCA_MPLL V_1P5_CORE VCC_DDR2 V_2P5_MCH V_FSB_VTT U24-6 Mukilteo_14 C V_1P5_PCIEXPRESS V_1P5_CORE U24-9 Mukilteo_14 B V_1P5_CORE R3046 0.47R1%1206 C2350 10u6.3VX5R-1206 U24-8 Mukilteo_14 A Micro-Star Int'l Co., Ltd Title No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw Size Document Number Custom MS-9618 Glenwood Power/Gnd Tuesday, February 01, 2005 Sheet 11 of 51 Rev 1A

Ngày đăng: 08/08/2021, 14:52

TÀI LIỆU CÙNG NGƯỜI DÙNG

  • Đang cập nhật ...

TÀI LIỆU LIÊN QUAN