1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

biostar a88ph m3t ta880gu3 rev 0 60 sch

45 12 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Nội dung

5 TA880GU3+ D C B A PAGE 6-9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 CONTENTS COVER BLOCK DIAGRAM POWER DELIVERY CLOCK DISTRIBUTION REVISION HISTROY AM3 CPU CPU DECOUPLING DDR3 DIMMA1/A2 DDR3 DIMMB1/B2 RS890GX-HT LINK I/F RS890GX-PCIE I/F RS890GX-SYSTEM I/F RS890GX-SPMEM RS890GX-POWER CLOCK GEN SB850-PCIE/PCI/CPU/LPC SB850-ACPI/GPIO/USB/AUD SB850-SATA/HWM/SPI SB850-POWER&DECOUPLING SB850-STRAPS PE X16 SLOT VGA DVI/HDMI NI PCI SLOT 1/2 PEX IDE ATA 133 USB CONN FRONT USB Super I/O ITE8721FBX FAN & POWER CONN K/B, MOUSE & FDD H/W MONITOR FRONT PANEL/LED CODEC ALC892/662 AUDIO CONNECTOR EUP POWER Over Voltage IC/ACC FUNCTION CPU VCC_CORE DC-DC CONVER1 PH LED MEM POWER/POWER SEQUENCE NB/SB CORE POWER RTL8111E/8105E COM/PRINT HEADER BOM D A88PH-M3T (RS880G/890GX&SB810/850) REV 0.60 DDR3 X Dual channel , PCI-Ex16 X , PCI X ,RELTEK 10/100/1000 PCI-E Lan , AMD K8-940 C B A Title COVER Size Document Number Custom Date: w Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet 1 of 47 128bit UNBUFFERED DDRII DIMM2 DDR3 400,533,667,800 6,7,8,9 HyperTransport Link UNBUFFERED DDRII DIMM3 11 UNBUFFERED DDRII DIMM4 12 DDRII FIRST LOGICAL DIMM IN D AM3 SOCKET 18 OUT RTM880N-793 UNBUFFERED DDRII DIMM1 DDR3 400,533,667,800 AMD AM3 Clock Generator 11 12 D DDRII SECOND LOGICAL DIMM 16x16 FRAME BUFFER RS880/RS880D Side port DDR3 128MBIT HyperTransport LINK0 CPU I/F 16 DX10 IGP I2C I/F TMDS/HDMI DVI CON 2CH TMDS OPTION HDMI CON 26 Side Port Memory X16 GFX PCIE I/F (RS880) X4 GFX PCIE I/F (RS880) 16X 13,14,15,16,17 VGA CON BOOTSTRAPS ROM(NB) 17 DISPLAY PORT X2 26 4X PCIE SLOT 16X PCIE SLOT 4X 24 24 25 C C 4X PCIE USB-7 USB-6 30 USB-5 30 31 USB-4 31 USB-3 USB-2 30 USB-0 30 SB850(SB850,SB810) USB 2.0 31 USB2.0 (14)+ 1.1(2) USB-9 31 31 USB-10 USB-11 USB-12 SATA III (6 PORTS) 30 30 31 USB 1.1 HD AUDIO REAR CON HD AUDIO HDR 34 34 iSATA#0 to #5 AZALIA HD AUDIO USB-8 HD AUDIO I/F SATA III I/F 22 2X1 PCIE GEN2 I/F SPI I/F ATA 66/100/133 I/F LPC I/F(S5) IDE CON 34 ACPI 1.1 SPI ROM 22 SPI I/F PCI/PCI BDGE PCI BUS B INT RTC HW MONITOR B 20, 21, 22, 23,24 PCI SLOT 29 #1 DESKTOP AM2/AM2g2 POWER 37,38 DDR2 MEMORY POWER 39 PCI SLOT 29 #2 RS780D CORE POWER ITE LPC SIO 8721DX 40 +1.1V, +1.2V POWER 42 FAN 36 A 33 KBD MOUSE COM PORT FLOPPY 36 35 36 PRINT PORT 35 HW MONITOR 22 A Title BLOCK DIAGRAM Size Document Number Custom Date: w Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 5V +/-5% 3.3V +/-5% 12V +/-5% -12V +/-5% CPU_VDDA_RUN (S0, S1) 2.5V SHUNT REGULATOR CPU PW 12V +/-5% ATX P/S WITH 1A STBY CURRENT 5VSB +/-5% VDD_CPUCORE_RUN (S0, S1)/VDD_CPUNB_RUN (S0, S1) CPU_VTT_SUS (S0,S1,S3) CPU_VDDIO_SUS(S0,S1,S3) VRM SW REGULATOR D D DDRII DIMMs 0.9V VTT_DDR REGULATOR +5VDUAL_MEM (S0,S5) AM2 VDDA 2.5V 0.2A VDDCORE 0.8-1.55V 110A DDRII MEM I/F VTT 2A, VDD 10A VLDT 1.2V 0.5A RS880 VTT_DDR 2A 1.8V VDD SW REGULATOR VDDHT/RX 1.1V 1.2A VDD MEM 12A VCC 1.1V SW REGULATOR VDDHTTX 1.2V 0.5A VDDPCIE 1.1V 2A +1.1V (S0, S1) VCC 1.1V SW REGULATOR NB CORE VDDC 1.1V 10A VDDA18PCIE 1.8V 0.9A +1.1V RS780; +1.2V RS780D (S0, S1) +1.8V(S0, S1) 1.8V LINEAR REGULATOR VCC 1.2V SW REGULATOR PLLs 1.8V 0.1A 1.5V LINEAR REGULATOR +1.2V(S0, S1) VDD18/VDD18_MEM 1.8V 0.01A +1.5V(S0, S1) VDD_MEM 1.8V/1.5V 0.5A AVDD 3.3V 0.135A +3.3VSB (S0, S1, S3, S4, S5) +3.3VDUAL (S0, S1, S3, S4, S5) SB850(SB850,SB810) +3.3VSB REGULATOR ACPI CONTROLLER C X4 PCI-E 0.8A C ATA I/O 0.5A +5VDUAL (S0, S1, S3, S4, S5) ATA PLL 0.01A PCI-E PVDD 80mA SB CORE 0.6A CLOCK 1.2V STB LDO REGULATOR +1.2VSB (S5) 1.2V S5 PW 0.22A 3.3V S5 PW 0.01A USB CORE I/O 0.2A 3.3V I/O 0.45A AZALIA CODEC CON 3.3V CORE 0.3A B B 5V ANALOG 0.1A 12V 0.1A PCI Slot (per slot) A 5V 5.0A 3.3V 7.6A 12V 0.5A 3.3Vaux 0.375A -12V 0.1A X1 PCIE per X16 PCIE X16 PCIE 3.3V 3.0A 3.3V 3.0A 3.3V 3.0A 12V 0.5A 12V 5.5A 12V 5.5A USB X6 FR VDD 3.3Vaux 0.1A USB X6 RL VDD 5VDual 5VDual 2.0A 2.0A 2XPS/2 5VDual 1.0A GBE 3.3V 0.5A (S0, S1) 3.3V 0.1A (S3) A Title +3.3VDUAL (S0, S1, S3) POWER DELIVERY Size Document Number Custom Date: w Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 DIMM3 DIMM4 DIMM1 DIMM2 CPU_HT_CLK PCI CLK0 D PAIR MEM CLK PAIR MEM CLK PAIR MEM CLK PAIR MEM CLK NB_HT_CLK PCI CLK1 25M_48M_66M_OSC 33MHZ AMD SB AMD NB RS880 HT REFCLK 100MHz DIFF AM2/AM2g2 CPU 33MHZ NB_DISP_CLK AM2 SOCKET GPP_CLK3 PCI SLOT LPC_CLK0 33MHZ TPM LPC CLK1 LPC BIOS 33MHZ PCI CLK3 33MHZ PCIE_RCLK/ NB_LNK_CLK PCIE GPP CLK 100MHZ D PCI CLK2 33MHZ PAIR CPU CLK 200MHZ NB-OSCIN 14.318MHZ PCI SLOT TPM (BCM5755/5761) PCI CLK4 PCIE GPP CLK 100MHZ CLK GEN 33MHZ SB850 (SB850,SB810) EXTERNAL NB GFX PCIE CLK 100MHZ PCIE GFX CLK 100MHZ PCIE GPP CLK 100MHZ SB_BITCLK PCIE GFX SLOT - 16 LANES PCIE GPP SLOT - LANE SLT_GFX_CLK PCIE GPP SLOT - LANES GPP_CLK0 PCIE GFX CLK 100MHZ PCIE GFX SLOT - LANES GPP_CLK1 PCIE GPP CLK 100MHZ PCIE GBE C HD AUDIO CON 48MHZ PCIE GPP CLK 100MHZ SUPER IO IT8716F 25MHz C GPP_CLK2 25MHZ OSC INPUT USB CLK USB_CLK 25MHz SATA B SIO CLK B 32.768KHz 48MHZ 48MHZ 14.31818MHz External clock mode A A Title CLOCK DISTRIBUTION Size Document Number Custom Date: w Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 19,24,32 PCIE_RST# Testing Point for Socke AM3 platform 18 18 D 7,19,41 CPU_CLK CPU_CLK_ HTCPU_PWRGD 7,15,19,40 LDT_RST# CPU_VDDA +1.5V_SUS +V_CPU CPU_VDDNB CPUNB_VDDHT +1.2V_HT 15,18 NBHT_REFCLKP 15,18 NBHT_REFCLKN LDTRST 2V5VDDA 1P5SUS VCPU 1P2HT +1.2V_HT GFXCLKP 18,24 GFX_CLKN GFXCLKN 19,23,28 19,23,28 PCI_CLK1 PCI_CLK4 PCICLK1 PCICLK4 19,28 PCI_RST# DVDD12 PCIE_RST#_RR GBECLKP GBECLKN SLP_S3# LPCCLKSIO 18,32 CLK_48M_SIO CLK48MSIO 19,32,42,45 PCIE_RST#_RR A_RST# PCIE_RST#_RR 41,44 CPU_PWRGD Near Lan Chip ARST GFX16PCIERST Near Super I/O CPUPWRGD 41 PWM_PWROK PWMPWROK 41,43 PWMEN PWM_EN Near PCI Slot SLPS3 19,32 LPCCLK_SIO 15,19,32 19,32,42,45 PCIRST 18,45 18,45 GBE_CLKP GBE_CLKN D Near PCI_E Slot DVDD12 LANRST 20,32,33,43 NBPWRGDIN NBRSTIN C Near PWM Controller 1P2HT2 +1.8V 1P8 VDDMEM 18,19 SBSRC_CLKP 18,19 SBSRC_CLKN SBSRCCLKP SBSRCCLKN 18,20 CLK_48M_USB CLK48MUSB 33 Near NB ATX_PWRGD ATXPWRGD +5V_DUAL 5VDUAL +3.3V_DUAL 3V3DUAL MEM_VTT MEMVTT Near Regulator RSMRST 20,32 RSMRST# 20,43,44 PCIERST GFX_CLKP 19,32 LPCCLK_SIO OSC14MNB 1P1 20,32 RSMRST# DVDD12 19,32,42,45 PCIE_RST#_RR Near CPU SBLINKCLKP SBLINKCLKN NB_VCC VDD_MEM 19,32,42,45 NBHTREFCLKP NBHTREFCLKN NBGPPCLKP NBGPPCLKN NB_PWRGD_IN NB_RST#_IN VDD10 CPUVDDNB 15,18 NBGPP_CLKP 15,18 NBGPP_CLKN 15,20 NB_PWRGD 15 NB_RST#_IN PCIE_RST# 18,24 HTCPUPWRGD NBSRCCLKP NBSRCCLKN 15,18 OSC_14M_NB C 19,24,32 CPUCLKP CPUCLKN 15,18 NBSRC_CLKP 15,18 NBSRC_CLKN 15,18 SBLINK_CLKP 15,18 SBLINK_CLKN SB_PWRGD +1.1V_SB SBPWRGD 1P2CORE +1.2V Near SB B B A A Title REVISION HISTORY Size Document Number Custom Date: w Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 HyperTransport 3.0 D D CPU1A 13 HTCPU_UPCNTL1 13 HTCPU_UPCNTL1_ 13 HTCPU_UPCNTL 13 HTCPU_UPCNTL_ C B 13 HTCPU_UP[15 0] 13 HTCPU_UP_[15 0] HTCPU_UPCLK1 HTCPU_UPCLK1_ HTCPU_UPCLK0 HTCPU_UPCLK0_ N6 P6 N3 N2 HTCPU_UPCNTL1 V4 HTCPU_UPCNTL1_ V5 HTCPU_UPCNTL U1 HTCPU_UPCNTL_ V1 HTCPU_UP15 HTCPU_UP_15 HTCPU_UP14 HTCPU_UP_14 HTCPU_UP13 HTCPU_UP_13 HTCPU_UP12 HTCPU_UP_12 HTCPU_UP11 HTCPU_UP_11 HTCPU_UP10 HTCPU_UP_10 HTCPU_UP9 HTCPU_UP_9 HTCPU_UP8 HTCPU_UP_8 U6 V6 T4 T5 R6 T6 P4 P5 M4 M5 L6 M6 K4 K5 J6 K6 HTCPU_UP7 HTCPU_UP_7 HTCPU_UP6 HTCPU_UP_6 HTCPU_UP5 HTCPU_UP_5 HTCPU_UP4 HTCPU_UP_4 HTCPU_UP3 HTCPU_UP_3 HTCPU_UP2 HTCPU_UP_2 HTCPU_UP1 HTCPU_UP_1 HTCPU_UP0 HTCPU_UP_0 U3 U2 R1 T1 R3 R2 N1 P1 L1 M1 L3 L2 J1 K1 J3 J2 L0_CLKIN_H1 L0_CLKIN_L1 L0_CLKIN_H0 L0_CLKIN_L0 L0_CLKOUT_H1 L0_CLKOUT_L1 L0_CLKOUT_H0 L0_CLKOUT_L0 L0_CTLIN_H1 L0_CTLIN_L1 L0_CTLIN_H0 L0_CTLIN_L0 L0_CTLOUT_H1 L0_CTLOUT_L1 L0_CTLOUT_H0 L0_CTLOUT_L0 L0_CADIN_H15 L0_CADIN_L15 L0_CADIN_H14 L0_CADIN_L14 L0_CADIN_H13 L0_CADIN_L13 L0_CADIN_H12 L0_CADIN_L12 L0_CADIN_H11 L0_CADIN_L11 L0_CADIN_H10 L0_CADIN_L10 L0_CADIN_H9 L0_CADIN_L9 L0_CADIN_H8 L0_CADIN_L8 L0_CADIN_H7 L0_CADIN_L7 L0_CADIN_H6 L0_CADIN_L6 L0_CADIN_H5 L0_CADIN_L5 L0_CADIN_H4 L0_CADIN_L4 L0_CADIN_H3 L0_CADIN_L3 L0_CADIN_H2 L0_CADIN_L2 L0_CADIN_H1 L0_CADIN_L1 L0_CADIN_H0 L0_CADIN_L0 HT LINK 13 HTCPU_UPCLK1 13 HTCPU_UPCLK1_ 13 HTCPU_UPCLK0 13 HTCPU_UPCLK0_ HTCPU_UP[15 0] HTCPU_UP_[15 0] L0_CADOUT_H15 L0_CADOUT_L15 L0_CADOUT_H14 L0_CADOUT_L14 L0_CADOUT_H13 L0_CADOUT_L13 L0_CADOUT_H12 L0_CADOUT_L12 L0_CADOUT_H11 L0_CADOUT_L11 L0_CADOUT_H10 L0_CADOUT_L10 L0_CADOUT_H9 L0_CADOUT_L9 L0_CADOUT_H8 L0_CADOUT_L8 L0_CADOUT_H7 L0_CADOUT_L7 L0_CADOUT_H6 L0_CADOUT_L6 L0_CADOUT_H5 L0_CADOUT_L5 L0_CADOUT_H4 L0_CADOUT_L4 L0_CADOUT_H3 L0_CADOUT_L3 L0_CADOUT_H2 L0_CADOUT_L2 L0_CADOUT_H1 L0_CADOUT_L1 L0_CADOUT_H0 L0_CADOUT_L0 AD5 AD4 AD1 AC1 HTCPU_DWNCLK1 HTCPU_DWNCLK1_ HTCPU_DWNCLK0 HTCPU_DWNCLK0_ Y6 W6 W2 W3 HTCPU_DWNCNTL1 HTCPU_DWNCNTL1_ HTCPU_DWNCNTL HTCPU_DWNCNTL_ Y5 Y4 AB6 AA6 AB5 AB4 AD6 AC6 AF6 AE6 AF5 AF4 AH6 AG6 AH5 AH4 HTCPU_DWN15 HTCPU_DWN_15 HTCPU_DWN14 HTCPU_DWN_14 HTCPU_DWN13 HTCPU_DWN_13 HTCPU_DWN12 HTCPU_DWN_12 HTCPU_DWN11 HTCPU_DWN_11 HTCPU_DWN10 HTCPU_DWN_10 HTCPU_DWN9 HTCPU_DWN_9 HTCPU_DWN8 HTCPU_DWN_8 Y1 W1 AA2 AA3 AB1 AA1 AC2 AC3 AE2 AE3 AF1 AE1 AG2 AG3 AH1 AG1 HTCPU_DWN7 HTCPU_DWN_7 HTCPU_DWN6 HTCPU_DWN_6 HTCPU_DWN5 HTCPU_DWN_5 HTCPU_DWN4 HTCPU_DWN_4 HTCPU_DWN3 HTCPU_DWN_3 HTCPU_DWN2 HTCPU_DWN_2 HTCPU_DWN1 HTCPU_DWN_1 HTCPU_DWN0 HTCPU_DWN_0 HTCPU_DWN[15 0] SOCKET AM3 941 SMD HTCPU_DWN_[15 0] HTCPU_DWNCLK1 HTCPU_DWNCLK1_ HTCPU_DWNCLK0 HTCPU_DWNCLK0_ 13 13 13 13 HTCPU_DWNCNTL1 13 HTCPU_DWNCNTL1_ 13 HTCPU_DWNCNTL 13 HTCPU_DWNCNTL_ 13 C B HTCPU_DWN[15 0] 13 HTCPU_DWN_[15 0] 13 A A Title AM3 CPU HT Document Number Size Custom Date: 5it Monday, November 08, 2010 Rev 0.60 A88PH-M3T Sheet of 47 +1.5V_SUS +1.5V_SUS CR43 330 0402 /NI SIO_SIC 32 CQ8 CR44 4.7K 0402 /NI G CR17 16.9 1% 0402 D SIC CPU_M_VREFF FDV301N SOT23 /NI 0402 CR47 FOR AM3+ >ADD CPU_VDDA CR21 16.9 1% 0402 D CC29 0.1UF 16V Y5V 0402 CC30 1000P 50V X7R 0402 FOR AM3 >REMOVE CR45 330 0402 /NI +1.5V_SUS +5V SIO_SIC 32 SIO_SID 32 D +1.5V_SUS CQ9 CPU_VDDA D SID CC56 CC1 CC2 CCT1 CC57 100UF-S 16V 6.3X8 ELITE 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V 3900P 50V X7R 0402 10UF 10V 0805 Y5V CR6 51 1% 0402 CPU_CLK CPU_CLK CC3 C10 D10 3900P 50V X7R 0402 CR13 169 1% 0402 5,18 CPU_CLK* CC4 CPU_CLK_ A8 B8 3900P 50V X7R 0402 20 CPU_PRESENT# +1.5V_SUS RN49 C +1.5V_SUS 40 40 40 40 R208 300 0402 40 CPU_DBREQ# CPU_TDI CPU_TRST# CPU_TCK CPU_TMS 40 CPU_DBREQ# 1K 8P4R 0402 SIC SID ALERT_ HTCPU_PWRGD LDT_STOP# LDT_RST# C9 D8 C7 CPU_PRESENT# AL3 1K 0402 AL6 AK6 AK4 AL4 CR49 SA0 ALERT_ CPU_TDI CPU_TRST# CPU_TCK CPU_TMS AL10 AJ10 AH10 AL9 CPU_DBREQ# A5 CPU_CORE_FB CPU_CORE_FB_ 41 CPU_CORE_FB 41 CPU_CORE_FB_ R0 FOR AM3+ >ADD R0:1K FOR AM3 >REMOVE R0 +1.5V_SUS CR51 CC82 1K 0402 CPU_ID 1UF 10V Y5V 0402 /NI CR19 CR22 39.2 1% 0402 39.2 1% 0402 R1 FOR AM3+ >REMOVE R1 FOR AM3 >ADD R1 >39.2 FOR AM3+ >REMOVE R13 FOR AM3 >ADD R13:0 CPU_TEST25_P CPU_TEST25_N CPU_TEST19_PLLTEST0 CPU_TEST18_PLLTEST1 CR52 0402 /NI CPU_TEST17 CPU_TEST16 CPU_TEST15 CPU_TEST14 CPU_TEST12 +1.5V_SUS CPU_TEST9 5,15,19,40 5,19,41 LDT_RST# LDT_RST# RN2 +1.5V_SUS FOR AM3+ >ADD RN2:1K FOR AM3 >REMOVE RN2 CRN6 CPU_TCK CPU_TRST# CPU_TDI CPU_TMS CR23 CR25 +1.5V_SUS FOR FOR FOR FOR RN7 CRN9 510 0402 /NI 510 0402 /NI 0402 CPU_TEST11 AM3+ >ADD R17:1K AM3 >REMOVE R17 AM3+ >ADD RN7:1K AM3 >REMOVE RN7 CPU_TEST14 CPU_TEST17 CPU_TEST16 CPU_TEST15 K8_VID5 K8_VID4 SVC SVD K8_VID1 K8_VID0 CORE_TYPE VDDA_1 VDDA_2 MISC CLKIN_H CLKIN_L CORE_TYPE PWROK LDTSTOP_L RESET_L VID5 VID4 SVC/VID3 SVD/VID2 PVIEN/VID1 VID0 CPU_PRESENT_L SIC SID SA0 ALERT_L THERMDC THERMDA THERMTRIP_L PROCHOT_L TDI TRST_L TCK TMS TDO CR54 CR55 DBREQ_L VDD_FB_H VDD_FB_L M_VDDIO_PWRGD DBRDY VDDIO_FB_H VDDIO_FB_L VDDNB_FB_H VDDNB_FB_L VDDR_SENSE PSI_L M_VREF M_ZN M_ZP HTREF1 HTREF0 TEST25_H TEST25_L TEST19 TEST18 TEST13 TEST9 TEST29_H TEST29_L TEST24 TEST23 TEST22 TEST21 TEST20 TEST17 TEST16 TEST15 TEST14 TEST12 TEST7 TEST6 TEST3 TEST2 TEST28_H TEST28_L TEST27 TEST26 TEST10 TEST8 C18 C20 F2 G24 G25 H25 L25 L26 RSVD1 RSVD2 RSVD3 RSVD4 RSVD5 RSVD6 RSVD7 RSVD8 RSVD9 RSVD10 RSVD11 RSVD12 RSVD13 RSVD14 RSVD15 RSVD16 INT MISC +1.5V_SUS D2 D1 C1 E3 E2 E1 CR50 CQ1 FDV301N SOT23 G D CPU_THERMTRIP# S CPU_PROCHOT# 5/10 CPU_TDO AK10 CPU_TDO CPU_DBRDY B6 AK11 AL11 G4 G3 VDDNB_FB_H VDDNB_FB_L CPU_DBRDY FOR AM3 >ADD R5 R6 >510 FOR AM3 >REMOVE R7 R8 40 330 0402 +1.5V_SUS 40 CPUNB_VDDHT CR18 CR20 FOR AM3+ >ADD R2 R3:46.4 1% 46.4 1% 0402 46.4 1% 0402 C11 D11 FBCLKOUT FBCLKOUT_ CR24 AK8 AH8 AJ9 AL8 AJ8 CPU_TEST24 CPU_TEST23 CPU_TEST22_SCANEN CPU_TEST21_SCANEN CPU_TEST20 R2 R3 FOR AM3 >ADD R2 R3:44.2 1% 80.6 1% 0402 B R4 FOR AM3+ >ADD R4:1K FOR AM3 >ADD R4:330 CR53 1K 0402 CPU_THERMTRIP R11 FOR AM3+ >ADD R11:1K FOR AM3 >ADD R11:330 11/01 SWAP CRN7 1K 8P4R 0402 CPU_TEST27 CPU_TEST26 +1.5V_SUS FOR AM3+ >ADD R12:1K FOR AM3 >ADD R12:330 L30 L31 AD25 AE24 AE25 AJ18 AJ20 AK3 CPU_TEST19_PLLTEST0 CPU_TEST18_PLLTEST1 CPU_TEST21_SCANEN CPU_TEST22_SCANEN CPU_TEST24 CPU_TEST23 CPU_TEST12 CR12 CRN5 R12 CR26 CRN8 1K 0402 +1.5V_SUS 1K 8P4R 0402 RN5 1K 0402 1K 8P4R 0402 11/01 SWAP RN6 FOR AM3+ >ADD RN4 RN5 RN6:1K FOR AM3 >ADD RN4 RN5 RN6:330 A ◇Any unauthorized use, reproduction, duplication, or disclosure of this Title document will be subject to the applicable civil and/or criminal Size Document Number Custom penalties.◆ FOR AM3+ >ADD R7 R8 >510 FOR AM3+ >REMOVE R5 R6 R8 Date: C 20 19 41 41 F1 J10 H9 AK9 AK5 G7 D4 330 0402 CR1 330 0402 AG9 AG8 AK7 CPU_THERMTRIP AL7 CPU_PROCHOT# V8 V7 41 41 41 41 41 41 41 ◇BIOSTAR'S PROPRIETARY INFORMATION◆ CPU_TEST25_P CPU_TEST25_N R7 510 0402 510 0402 G5 CR7 R6 +1.5V_SUS CRN1 1K 8P4R 0402 32 SOCKET AM3 941 SMD 1K 8P4R 0402 R5 SIO_SID RN4 R17 CR56 1K 8P4R 0402 +1.5V_SUS +1.5V_SUS LDT_STOP# 15,19 LDT_STOP# A10 B10 F10 E9 AJ7 F6 E5 AJ5 AH7 AJ6 HTCPU_PWRGD HTCPU_PWRGD F12 AH11 AJ11 D6 E7 F8 C5 AH9 CRN3 1K 8P4R 0402 RN1 F3 R13 FOR AM3+ >ADD RN1:1K FOR AM3 >ADD RN1:330 11/01 SWAP G2 G1 E12 CPU_M_VREFF +1.5V_SUS B FDV301N SOT23 /NI 0402 CPU1D CQ2 AZ1117H-ADJ SOT-223 5,18 +3.3V_DUAL S CR48 I O A CR3 49.9 1% 0402 CR46 4.7K 0402 /NI G Vout=Vref (1.25V) X ( 1+R4/R3 )=2.5V A +3.3V_DUAL S AM3 CPU CTRL/STRAPS Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 C MEM_MA1_CLK_H1 MEM_MA1_CLK_L1 MEM_MA0_CLK_H0 MEM_MA0_CLK_L0 MEM_MA1_CLK_H0 MEM_MA1_CLK_L0 MEM_MA0_CLK_H1 MEM_MA0_CLK_L1 11 MEM_MA0_CS_L1 11 MEM_MA0_CS_L0 AC25 AA24 11 11 11 11 11 11 11 11 11 MEM_MA0_ODT1 11 MEM_MA0_ODT0 AE28 AC28 11 MEM_MA1_CS_L1 11 MEM_MA1_CS_L0 AD27 AA25 11 MEM_MA1_ODT1 11 MEM_MA1_ODT0 AE27 AC27 11 MEM_MA_RESET_L E20 11 MEM_MA_CAS_L 11 MEM_MA_WE_L 11 MEM_MA_RAS_L AB25 AB27 AA26 11 MEM_MA_BANK2 11 MEM_MA_BANK1 11 MEM_MA_BANK0 N25 Y27 AA27 L27 M25 11 MEM_MA_CKE1 11 MEM_MA_CKE0 MEM_MA_ADD[15 0] MEM_MA_ADD15 MEM_MA_ADD14 MEM_MA_ADD13 MEM_MA_ADD12 MEM_MA_ADD11 MEM_MA_ADD10 MEM_MA_ADD9 MEM_MA_ADD8 MEM_MA_ADD7 MEM_MA_ADD6 MEM_MA_ADD5 MEM_MA_ADD4 MEM_MA_ADD3 MEM_MA_ADD2 MEM_MA_ADD1 MEM_MA_ADD0 MEM_MA_DQS_H[8 0] MEM_MA_DQS_H7 MEM_MA_DQS_L7 MEM_MA_DQS_H6 MEM_MA_DQS_L6 MEM_MA_DQS_H5 MEM_MA_DQS_L5 MEM_MA_DQS_H4 MEM_MA_DQS_L4 MEM_MA_DQS_H3 MEM_MA_DQS_L3 MEM_MA_DQS_H2 MEM_MA_DQS_L2 MEM_MA_DQS_H1 MEM_MA_DQS_L1 MEM_MA_DQS_H0 MEM_MA_DQS_L0 MEM_MA_DQS_L[8 0] MEM_MA_DM7 MEM_MA_DM6 MEM_MA_DM5 MEM_MA_DM4 MEM_MA_DM3 MEM_MA_DM2 MEM_MA_DM1 MEM_MA_DM0 MEM_MA_DM[8 0] 11 MEM_MA_ADD[15 0] B 11 MEM_MA_DQS_H[8 0] 11 MEM_MA_DQS_L[8 0] 11 MEM_MA_DM[8 0] M27 N24 AC26 N26 P25 Y25 N27 R24 P27 R25 R26 R27 T25 U25 T27 W24 AD15 AE15 AG18 AG19 AG24 AG25 AG27 AG28 D29 C29 C25 D25 E19 F19 F15 G15 AF15 AF19 AJ25 AH29 B29 E24 E18 H15 MA_CLK_H7 MA_CLK_L7 MA_CLK_H6 MA_CLK_L6 MA_CLK_H5 MA_CLK_L5 MA_CLK_H4 MA_CLK_L4 MA_CLK_H3 MA_CLK_L3 MA_CLK_H2 MA_CLK_L2 MA_CLK_H1 MA_CLK_L1 MA_CLK_H0 MA_CLK_L0 MA0_CS_L1 MA0_CS_L0 MA0_ODT1 MA0_ODT0 MA1_CS_L1 MA1_CS_L0 MA1_ODT1 MA1_ODT0 MA_RESET_L MA_CAS_L MA_WE_L MA_RAS_L MA_BANK2 MA_BANK1 MA_BANK0 MA_CKE1 MA_CKE0 MA_ADD15 MA_ADD14 MA_ADD13 MA_ADD12 MA_ADD11 MA_ADD10 MA_ADD9 MA_ADD8 MA_ADD7 MA_ADD6 MA_ADD5 MA_ADD4 MA_ADD3 MA_ADD2 MA_ADD1 MA_ADD0 MA_DQS_H7 MA_DQS_L7 MA_DQS_H6 MA_DQS_L6 MA_DQS_H5 MA_DQS_L5 MA_DQS_H4 MA_DQS_L4 MA_DQS_H3 MA_DQS_L3 MA_DQS_H2 MA_DQS_L2 MA_DQS_H1 MA_DQS_L1 MA_DQS_H0 MA_DQS_L0 MA_DM7 MA_DM6 MA_DM5 MA_DM4 MA_DM3 MA_DM2 MA_DM1 MA_DM0 MEM CHA D CPU1C MA_DATA63 MA_DATA62 MA_DATA61 MA_DATA60 MA_DATA59 MA_DATA58 MA_DATA57 MA_DATA56 MA_DATA55 MA_DATA54 MA_DATA53 MA_DATA52 MA_DATA51 MA_DATA50 MA_DATA49 MA_DATA48 MA_DATA47 MA_DATA46 MA_DATA45 MA_DATA44 MA_DATA43 MA_DATA42 MA_DATA41 MA_DATA40 MA_DATA39 MA_DATA38 MA_DATA37 MA_DATA36 MA_DATA35 MA_DATA34 MA_DATA33 MA_DATA32 MA_DATA31 MA_DATA30 MA_DATA29 MA_DATA28 MA_DATA27 MA_DATA26 MA_DATA25 MA_DATA24 MA_DATA23 MA_DATA22 MA_DATA21 MA_DATA20 MA_DATA19 MA_DATA18 MA_DATA17 MA_DATA16 MA_DATA15 MA_DATA14 MA_DATA13 MA_DATA12 MA_DATA11 MA_DATA10 MA_DATA9 MA_DATA8 MA_DATA7 MA_DATA6 MA_DATA5 MA_DATA4 MA_DATA3 MA_DATA2 MA_DATA1 MA_DATA0 MA_DQS_H8 MA_DQS_L8 MA_DM8 MA_CHECK7 MA_CHECK6 MA_CHECK5 MA_CHECK4 MA_CHECK3 MA_CHECK2 MA_CHECK1 MA_CHECK0 MA_EVENT_L AE14 AG14 AG16 AD17 AD13 AE13 AG15 AE16 AG17 AE18 AD21 AG22 AE17 AF17 AF21 AE21 AF23 AE23 AJ26 AG26 AE22 AG23 AH25 AF25 AJ28 AJ29 AF29 AE26 AJ27 AH27 AG29 AF27 E29 E28 D27 C27 G26 F27 C28 E27 F25 E25 E23 D23 E26 C26 G23 F23 E22 E21 F17 G17 G22 F21 G18 E17 G16 E15 G13 H13 H17 E16 E14 G14 MEM_MA_DATA[0 63] MEM_MA_DATA63 MEM_MA_DATA62 MEM_MA_DATA61 MEM_MA_DATA60 MEM_MA_DATA59 MEM_MA_DATA58 MEM_MA_DATA57 MEM_MA_DATA56 MEM_MA_DATA55 MEM_MA_DATA54 MEM_MA_DATA53 MEM_MA_DATA52 MEM_MA_DATA51 MEM_MA_DATA50 MEM_MA_DATA49 MEM_MA_DATA48 MEM_MA_DATA47 MEM_MA_DATA46 MEM_MA_DATA45 MEM_MA_DATA44 MEM_MA_DATA43 MEM_MA_DATA42 MEM_MA_DATA41 MEM_MA_DATA40 MEM_MA_DATA39 MEM_MA_DATA38 MEM_MA_DATA37 MEM_MA_DATA36 MEM_MA_DATA35 MEM_MA_DATA34 MEM_MA_DATA33 MEM_MA_DATA32 MEM_MA_DATA31 MEM_MA_DATA30 MEM_MA_DATA29 MEM_MA_DATA28 MEM_MA_DATA27 MEM_MA_DATA26 MEM_MA_DATA25 MEM_MA_DATA24 MEM_MA_DATA23 MEM_MA_DATA22 MEM_MA_DATA21 MEM_MA_DATA20 MEM_MA_DATA19 MEM_MA_DATA18 MEM_MA_DATA17 MEM_MA_DATA16 MEM_MA_DATA15 MEM_MA_DATA14 MEM_MA_DATA13 MEM_MA_DATA12 MEM_MA_DATA11 MEM_MA_DATA10 MEM_MA_DATA9 MEM_MA_DATA8 MEM_MA_DATA7 MEM_MA_DATA6 MEM_MA_DATA5 MEM_MA_DATA4 MEM_MA_DATA3 MEM_MA_DATA2 MEM_MA_DATA1 MEM_MA_DATA0 J28 J27 MEM_MA_DQS_H8 MEM_MA_DQS_L8 J25 MEM_MA_DM8 MEM_MA_CHECK[7 0] MEM_MA_CHECK7 MEM_MA_CHECK6 MEM_MA_CHECK5 MEM_MA_CHECK4 MEM_MA_CHECK3 MEM_MA_CHECK2 MEM_MA_CHECK1 MEM_MA_CHECK0 K25 J26 G28 G27 L24 K27 H29 H27 MEM_MA_DATA[0 63] 11 12 MEM_MB0_CS_L1 12 MEM_MB0_CS_L0 AE30 AC31 12 12 12 12 12 12 12 12 12 MEM_MB0_ODT1 12 MEM_MB0_ODT0 AF31 AD29 12 MEM_MB1_CS_L1 12 MEM_MB1_CS_L0 AE29 AB31 12 MEM_MB1_ODT1 12 MEM_MB1_ODT0 AG31 AD31 12 MEM_MB_RESET_L B19 12 MEM_MB_CAS_L 12 MEM_MB_WE_L 12 MEM_MB_RAS_L AC29 AC30 AB29 12 MEM_MB_BANK2 12 MEM_MB_BANK1 12 MEM_MB_BANK0 N31 AA31 AA28 12 MEM_MB_ADD[15 0] 12 MEM_MB_DQS_H[8 0] MEM_MA_CHECK[7 0] 11 12 MEM_MB_DQS_L[8 0] W30 MEM_MA_EVENT_L CR41 1K 0402 M31 M29 12 MEM_MB_CKE1 12 MEM_MB_CKE0 11 +1.5V_SUS 12 MEM_MB_DM[8 0] SOCKET AM3 941 SMD A MEM_MB1_CLK_H1 MEM_MB1_CLK_L1 MEM_MB0_CLK_H0 MEM_MB0_CLK_L0 MEM_MB1_CLK_H0 MEM_MB1_CLK_L0 MEM_MB0_CLK_H1 MEM_MB0_CLK_L1 AJ19 AK19 AL19 AL18 U31 U30 W29 W28 Y31 Y30 V31 W31 A18 A19 C19 D19 MEM_MB_ADD[15 0] MEM_MB_ADD15 MEM_MB_ADD14 MEM_MB_ADD13 MEM_MB_ADD12 MEM_MB_ADD11 MEM_MB_ADD10 MEM_MB_ADD9 MEM_MB_ADD8 MEM_MB_ADD7 MEM_MB_ADD6 MEM_MB_ADD5 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MB_ADD2 MEM_MB_ADD1 MEM_MB_ADD0 MEM_MB_DQS_H[8 0] MEM_MB_DQS_H7 MEM_MB_DQS_L7 MEM_MB_DQS_H6 MEM_MB_DQS_L6 MEM_MB_DQS_H5 MEM_MB_DQS_L5 MEM_MB_DQS_H4 MEM_MB_DQS_L4 MEM_MB_DQS_H3 MEM_MB_DQS_L3 MEM_MB_DQS_H2 MEM_MB_DQS_L2 MEM_MB_DQS_H1 MEM_MB_DQS_L1 MEM_MB_DQS_H0 MEM_MB_DQS_L0 MEM_MB_DQS_L[8 0] MEM_MB_DM7 MEM_MB_DM6 MEM_MB_DM5 MEM_MB_DM4 MEM_MB_DM3 MEM_MB_DM2 MEM_MB_DM1 MEM_MB_DM0 MEM_MB_DM[8 0] N28 N29 AE31 N30 P29 AA29 P31 R29 R28 R31 R30 T31 T29 U29 U28 AA30 AK13 AJ13 AK17 AJ17 AK23 AL23 AL28 AL29 D31 C31 C24 C23 D17 C17 C14 C13 AJ14 AH17 AJ23 AK29 C30 A23 B17 B13 MB_CLK_H7 MB_CLK_L7 MB_CLK_H6 MB_CLK_L6 MB_CLK_H5 MB_CLK_L5 MB_CLK_H4 MB_CLK_L4 MB_CLK_H3 MB_CLK_L3 MB_CLK_H2 MB_CLK_L2 MB_CLK_H1 MB_CLK_L1 MB_CLK_H0 MB_CLK_L0 MB0_CS_L1 MB0_CS_L0 MB0_ODT1 MB0_ODT0 MB1_CS_L1 MB1_CS_L0 MB1_ODT1 MB1_ODT0 MB_RESET_L MB_CAS_L MB_WE_L MB_RAS_L MB_BANK2 MB_BANK1 MB_BANK0 MB_CKE1 MB_CKE0 MB_ADD15 MB_ADD14 MB_ADD13 MB_ADD12 MB_ADD11 MB_ADD10 MB_ADD9 MB_ADD8 MB_ADD7 MB_ADD6 MB_ADD5 MB_ADD4 MB_ADD3 MB_ADD2 MB_ADD1 MB_ADD0 MB_DQS_H7 MB_DQS_L7 MB_DQS_H6 MB_DQS_L6 MB_DQS_H5 MB_DQS_L5 MB_DQS_H4 MB_DQS_L4 MB_DQS_H3 MB_DQS_L3 MB_DQS_H2 MB_DQS_L2 MB_DQS_H1 MB_DQS_L1 MB_DQS_H0 MB_DQS_L0 MB_DM7 MB_DM6 MB_DM5 MB_DM4 MB_DM3 MB_DM2 MB_DM1 MB_DM0 MEM CHB CPU1B AG21 AG20 AE20 AE19 U27 U26 V27 W27 W26 W25 U24 V24 G19 H19 G20 G21 MB_DATA63 MB_DATA62 MB_DATA61 MB_DATA60 MB_DATA59 MB_DATA58 MB_DATA57 MB_DATA56 MB_DATA55 MB_DATA54 MB_DATA53 MB_DATA52 MB_DATA51 MB_DATA50 MB_DATA49 MB_DATA48 MB_DATA47 MB_DATA46 MB_DATA45 MB_DATA44 MB_DATA43 MB_DATA42 MB_DATA41 MB_DATA40 MB_DATA39 MB_DATA38 MB_DATA37 MB_DATA36 MB_DATA35 MB_DATA34 MB_DATA33 MB_DATA32 MB_DATA31 MB_DATA30 MB_DATA29 MB_DATA28 MB_DATA27 MB_DATA26 MB_DATA25 MB_DATA24 MB_DATA23 MB_DATA22 MB_DATA21 MB_DATA20 MB_DATA19 MB_DATA18 MB_DATA17 MB_DATA16 MB_DATA15 MB_DATA14 MB_DATA13 MB_DATA12 MB_DATA11 MB_DATA10 MB_DATA9 MB_DATA8 MB_DATA7 MB_DATA6 MB_DATA5 MB_DATA4 MB_DATA3 MB_DATA2 MB_DATA1 MB_DATA0 MB_DQS_H8 MB_DQS_L8 MB_DM8 MB_CHECK7 MB_CHECK6 MB_CHECK5 MB_CHECK4 MB_CHECK3 MB_CHECK2 MB_CHECK1 MB_CHECK0 MB_EVENT_L AH13 AL13 AL15 AJ15 AF13 AG13 AL14 AK15 AL16 AL17 AK21 AL21 AH15 AJ16 AH19 AL20 AJ22 AL22 AL24 AK25 AJ21 AH21 AH23 AJ24 AL27 AK27 AH31 AG30 AL25 AL26 AJ30 AJ31 E31 E30 B27 A27 F29 F31 A29 A28 A25 A24 C22 D21 A26 B25 B23 A22 B21 A20 C16 D15 C21 A21 A17 A16 B15 A14 E13 F13 C15 A15 A13 D13 MEM_MB_DATA[0 63] MEM_MB_DATA63 MEM_MB_DATA62 MEM_MB_DATA61 MEM_MB_DATA60 MEM_MB_DATA59 MEM_MB_DATA58 MEM_MB_DATA57 MEM_MB_DATA56 MEM_MB_DATA55 MEM_MB_DATA54 MEM_MB_DATA53 MEM_MB_DATA52 MEM_MB_DATA51 MEM_MB_DATA50 MEM_MB_DATA49 MEM_MB_DATA48 MEM_MB_DATA47 MEM_MB_DATA46 MEM_MB_DATA45 MEM_MB_DATA44 MEM_MB_DATA43 MEM_MB_DATA42 MEM_MB_DATA41 MEM_MB_DATA40 MEM_MB_DATA39 MEM_MB_DATA38 MEM_MB_DATA37 MEM_MB_DATA36 MEM_MB_DATA35 MEM_MB_DATA34 MEM_MB_DATA33 MEM_MB_DATA32 MEM_MB_DATA31 MEM_MB_DATA30 MEM_MB_DATA29 MEM_MB_DATA28 MEM_MB_DATA27 MEM_MB_DATA26 MEM_MB_DATA25 MEM_MB_DATA24 MEM_MB_DATA23 MEM_MB_DATA22 MEM_MB_DATA21 MEM_MB_DATA20 MEM_MB_DATA19 MEM_MB_DATA18 MEM_MB_DATA17 MEM_MB_DATA16 MEM_MB_DATA15 MEM_MB_DATA14 MEM_MB_DATA13 MEM_MB_DATA12 MEM_MB_DATA11 MEM_MB_DATA10 MEM_MB_DATA9 MEM_MB_DATA8 MEM_MB_DATA7 MEM_MB_DATA6 MEM_MB_DATA5 MEM_MB_DATA4 MEM_MB_DATA3 MEM_MB_DATA2 MEM_MB_DATA1 MEM_MB_DATA0 J31 J30 MEM_MB_DQS_H8 MEM_MB_DQS_L8 J29 MEM_MB_DM8 MEM_MB_CHECK[7 0] MEM_MB_CHECK7 MEM_MB_CHECK6 MEM_MB_CHECK5 MEM_MB_CHECK4 MEM_MB_CHECK3 MEM_MB_CHECK2 MEM_MB_CHECK1 MEM_MB_CHECK0 K29 K31 G30 G29 L29 L28 H31 G31 12 D C B MEM_MB_CHECK[7 0] V29 MEM_MB_EVENT_L CR42 1K 0402 12 12 +1.5V_SUS SOCKET AM3 941 SMD A Title AM3 CPU MEMORY CHA/B Size Document Number Custom Date: MEM_MB_DATA[0 63] Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 +V_CPU A +1.2V_HT_CPU CPUNB_VDDHT CPU1G CPU1H VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199 VSS_200 VSS_201 VSS_202 VSS_203 VSS_204 VSS_205 VSS_206 VSS_207 VSS_208 VSS_209 VSS_210 VSS_211 VSS_212 VSS_213 VSS_214 B2 H20 AE7 NP/RSVD NP/VSS1 NP/VSS2 AA11 AA13 AA15 AA17 AA19 AA21 AA23 AB2 AB3 AB8 AB10 AB12 AB14 AB16 AB18 AB20 AB22 AC7 AC9 AC11 AC13 AC15 AC17 AC19 AC21 AC23 AD8 AD10 AD12 AD14 AD16 AD20 AD22 AD24 AE4 AE5 AE11 AF2 AF3 AF8 AF10 AF12 AF14 AF16 AJ1 AJ2 AJ3 AJ4 VLDT_A_1 VLDT_A_2 VLDT_A_3 VLDT_A_4 VLDT_B_1 VLDT_B_2 VLDT_B_3 VLDT_B_4 +1.5V_SUS A12 B12 C12 D12 M24 M26 M28 M30 P24 P26 P28 P30 T24 T26 T28 T30 V25 V26 V28 V30 Y24 Y26 Y28 Y29 AB24 AB26 AB28 AB30 AC24 AD26 AD28 AD30 AF30 VDDR_1 VDDR_2 VDDR_3 VDDR_4 VDDIO_1 VDDIO_2 VDDIO_3 VDDIO_4 VDDIO_5 VDDIO_6 VDDIO_7 VDDIO_8 VDDIO_9 VDDIO_10 VDDIO_11 VDDIO_12 VDDIO_13 VDDIO_14 VDDIO_15 VDDIO_16 VDDIO_17 VDDIO_18 VDDIO_19 VDDIO_20 VDDIO_21 VDDIO_22 VDDIO_23 VDDIO_24 VDDIO_25 VDDIO_26 VDDIO_27 VDDIO_28 VDDIO_29 VDDR_5 VDDR_6 VDDR_7 VDDR_8 VDDR_9 D VSS_215 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 VSS_221 VSS_222 VSS_223 VSS_224 VSS_225 VSS_226 VSS_227 VSS_228 VSS_229 VSS_230 VSS_231 VSS_232 VSS_233 VSS_234 VSS_235 VSS_236 VSS_237 VSS_238 VSS_239 VSS_240 VSS_241 VSS_242 AG12 AH12 AJ12 AK12 AL12 AF18 AF20 AF22 AF24 AF26 AF28 AG10 AG11 AH14 AH16 AH18 AH20 AH22 AH24 AH26 AH28 AH30 AK2 AK14 AK16 AK18 AK20 AK22 AK24 AK26 AK28 AK30 AL5 C SOCKET AM3 941 SMD SOCKET AM3 941 SMD B CC11 10UF 10V 0805 Y5V CC10 1UF 16V 0805 Y5V CC9 1UF 16V 0805 Y5V CC8 10UF 10V 0805 Y5V 2 CC7 1UF 16V 0805 Y5V CC6 10UF 10V 0805 Y5V +1.2V_HT_CPU CPUNB_VDDHT CPUNB_VDDHT CC12 1UF 16V 0805 Y5V CC13 10UF 10V 0805 Y5V A Title AM3 CPU POWER/GND SOCKET AM3 941 SMD SOCKET AM3 941 SMD Size Document Number Custom Date: H1 H2 H5 H6 CPUNB_VDDHT CPUNB_VDDHT POWER/GND4 VDDNB_1 VDDNB_2 VDDNB_3 VDDNB_4 VDDNB_5 VDDNB_6 VDDNB_7 VDDNB_8 VDDNB_9 VDDNB_10 VDDNB_11 VDDNB_12 VDDNB_13 VDDNB_14 POWER/GND3 A4 A6 B5 B7 C6 C8 D7 D9 E8 E10 F9 F11 G10 G12 M12 M14 M16 M18 M20 M22 N4 N5 N7 N9 N11 N13 N15 N17 N19 N21 N23 P2 P3 P8 P10 P12 P14 P16 P18 P20 P22 R7 R9 R11 R13 R15 R17 R19 R21 R23 T8 T10 T12 T14 T16 T18 T20 T22 U4 U5 U7 U9 U11 U13 U15 U17 U19 U21 U23 V2 V3 V10 V12 V14 V16 V18 V20 V22 W7 W9 W11 W13 W15 W17 W19 W21 W23 Y8 Y10 Y12 Y14 Y16 Y18 Y20 Y22 AA4 AA5 AA7 AA9 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96 VSS_97 VSS_98 VSS_99 VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VDD_86 VDD_87 VDD_88 VDD_89 VDD_90 VDD_91 VDD_92 VDD_93 VDD_94 VDD_95 VDD_96 VDD_97 VDD_98 VDD_99 VDD_100 VDD_101 VDD_102 VDD_103 VDD_104 VDD_105 VDD_106 VDD_107 VDD_108 VDD_109 VDD_110 VDD_111 VDD_112 VDD_113 VDD_114 VDD_115 VDD_116 VDD_117 VDD_118 VDD_119 VDD_120 VDD_121 VDD_122 VDD_123 VDD_124 VDD_125 VDD_126 VDD_127 VDD_128 VDD_129 VDD_130 VDD_131 VDD_132 VDD_133 VDD_134 VDD_135 VDD_136 VDD_137 VDD_138 VDD_139 VDD_140 VDD_141 VDD_142 VDD_143 VDD_144 VDD_145 VDD_146 VDD_147 VDD_148 VDD_149 VDD_150 VDD_151 VDD_152 VDD_153 VDD_154 VDD_155 VDD_156 VDD_157 VDD_158 VDD_159 VDD_160 VDD_161 VDD_162 VDD_163 VDD_164 VDD_165 VDD_166 VDD_167 VDD_168 VDD_169 VDD_170 T15 T17 T19 T21 T23 U8 U10 U12 U14 U16 U18 U20 U22 V9 V11 V13 V15 V17 V19 V21 V23 W4 W5 W8 W10 W12 W14 W16 W18 W20 W22 Y2 Y3 Y7 Y9 Y11 Y13 Y15 Y17 Y19 Y21 Y23 AA8 AA10 AA12 AA14 AA16 AA18 AA20 AA22 AB7 AB9 AB11 AB13 AB15 AB17 AB19 AB21 AB23 AC4 AC5 AC8 AC10 AC12 AC14 AC16 AC18 AC20 AC22 AD2 AD3 AD7 AD9 AD11 AD23 AE10 AE12 AF7 AF9 AF11 AG4 AG5 AG7 AH2 AH3 B VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 A3 A7 A9 A11 B4 B9 B11 B14 B16 B18 B20 B22 B24 B26 B28 B30 C3 D14 D16 D18 D20 D22 D24 D26 D28 D30 E11 F4 F14 F16 F18 F20 F22 F24 F26 F28 F30 G9 G11 H8 H10 H12 H14 H16 H18 H24 H26 H28 H30 J4 J5 J7 J9 J11 J13 J15 J17 J19 J21 J23 K2 K3 K8 K10 K12 K14 K16 K18 K20 K22 K24 K26 K28 K30 L7 L9 L11 L13 L15 L17 L19 L21 L23 M8 M10 POWER/GND2 C VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 VDD_10 VDD_11 VDD_12 VDD_13 VDD_14 VDD_15 VDD_16 VDD_17 VDD_18 VDD_19 VDD_20 VDD_21 VDD_22 VDD_23 VDD_24 VDD_25 VDD_26 VDD_27 VDD_28 VDD_29 VDD_30 VDD_31 VDD_32 VDD_33 VDD_34 VDD_35 VDD_36 VDD_37 VDD_38 VDD_39 VDD_40 VDD_41 VDD_42 VDD_43 VDD_44 VDD_45 VDD_46 VDD_47 VDD_48 VDD_49 VDD_50 VDD_51 VDD_52 VDD_53 VDD_54 VDD_55 VDD_56 VDD_57 VDD_58 VDD_59 VDD_60 VDD_61 VDD_62 VDD_63 VDD_64 VDD_65 VDD_66 VDD_67 VDD_68 VDD_69 VDD_70 VDD_71 VDD_72 VDD_73 VDD_74 VDD_75 VDD_76 VDD_77 VDD_78 VDD_79 VDD_80 VDD_81 VDD_82 VDD_83 VDD_84 VDD_85 POWER/GND1 D B3 C2 C4 D3 D5 E4 E6 F5 F7 G6 G8 H7 H11 H23 J8 J12 J14 J16 J18 J20 J22 J24 K7 K9 K11 K13 K15 K17 K19 K21 K23 L4 L5 L8 L10 L12 L14 L16 L18 L20 L22 M2 M3 M7 M9 M11 M13 M15 M17 M19 M21 M23 N8 N10 N12 N14 N16 N18 N20 N22 P7 P9 P11 P13 P15 P17 P19 P21 P23 R4 R5 R8 R10 R12 R14 R16 R18 R20 R22 T2 T3 T7 T9 T11 T13 CPU_VDDNB CPU1F CPU1E 2 +V_CPU 4 Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet of 47 2010.10.14 Add For Jerryliu CC66 10UF 10V 0805 Y5V D CC65 10UF 10V 0805 Y5V BC59 10UF 10V 0805 Y5V 2 1 1 CC70 10UF 10V 0805 Y5V CC69 10UF 10V 0805 Y5V BC60 10UF 10V 0805 Y5V BC41 10UF 10V 0805 Y5V 1 BC40 10UF 10V 0805 Y5V BC39 0.1UF 16V Y5V 0402 2 BC38 0.1UF 16V Y5V 0402 1 1 BC37 0.1UF 16V Y5V 0402 BC36 0.1UF 16V Y5V 0402 CC16 0.1UF 16V Y5V 0402 2 CC15 10UF 10V 0805 Y5V 1 1 BC35 10UF 10V 0805 Y5V +1.5V_SUS PLACE BOTTOM SIDE CC14 0.1UF 16V Y5V 0402 BC34 10UF 10V 0805 Y5V CC74 0.1UF 16V Y5V 0402 CC73 1UF 10V Y5V 0402 2 CC72 0.1UF 16V Y5V 0402 1 1 CC71 10UF 10V 0805 Y5V +1.5V_SUS CC33 10UF 10V 0805 Y5V CC32 10UF 10V 0805 Y5V D CC31 10UF 10V 0805 Y5V 1 +1.5V_SUS +1.5V_SUS PLACE ALL CAP AT BOTTOM SIDE CPU_VDDNB BC42 10UF 10V 0805 Y5V C BC43 10UF 10V 0805 Y5V CC23 10UF 10V 0805 Y5V CC22 10UF 10V 0805 Y5V CC21 0.1UF 16V Y5V 0402 1 DECOUPLING BETWEEN PROCESSOR AND DIMMS +1.5V_SUS C 1/14 CPU_VDDNB 1 BC48 10UF 10V 0805 Y5V BC47 10UF 10V 0805 Y5V BC46 10UF 10V 0805 Y5V 2 BC45 10UF 10V 0805 Y5V BC44 10UF 10V 0805 Y5V 1 CC38 10UF 10V 0805 Y5V CC25 10UF 10V 0805 Y5V 2 CC24 10UF 10V 0805 Y5V 1 +V_CPU 1 BC53 10UF 10V 0805 Y5V B BC52 10UF 10V 0805 Y5V 2 BC51 10UF 10V 0805 Y5V BC64 10UF 10V 0805 Y5V BC63 10UF 10V 0805 Y5V 2 BC62 10UF 10V 0805 Y5V BC50 10UF 10V 0805 Y5V 1 1 BC61 10UF 10V 0805 Y5V B +V_CPU +V_CPU BC58 10UF 10V 0805 Y5V BC57 10UF 10V 0805 Y5V BC56 10UF 10V 0805 Y5V 1 2 BC55 10UF 10V 0805 Y5V BC67 10UF 10V 0805 Y5V BC66 10UF 10V 0805 Y5V 2 BC65 10UF 10V 0805 Y5V 1 BC54 10UF 10V 0805 Y5V +V_CPU 1 +V_CPU A A Title DECOUPLING Size Document Number Custom Date: 5it Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet 10 of 47 MH1 15 32 16 PS_ON_ 17 SC8 470P 50V X7R 0402 18 D 19 G 21 22 S 5,20,32,43 SLP_S3# 20 -5V Q68 2N7002 SOT23 /NI 23 24 3.3V GND GND PSON GND 5V GND GND 5V GND GND NC POK 5V 5VSB 5V 12V 5V 12V GND DET (NPTH) MH5 PAD200-8 /NI MH6 PAD200-8 /NI MH7 PAD200-8 /NI 4 +5V (NPTH) (NPTH) PAD200-8 /NI (NPTH) 3.3V -12V MH4 3.3V +5V_STBY (NPTH) D (NPTH) 14 +5V MH3 PAD200-8 /NI D +3.3V ATXPWR1 13 (NPTH) +3.3V +5V -12V MH8 PAD200-8 /NI PAD200-8 /NI POWER CONNECTOR SR197 10K 0402 ATX_PWRGD 10 SC9 470P 50V X7R 0402 +12V EMI 11 PWRGD_PS POWER CONN ATX 24P 12 32,43 SR256 0402 /NI C C +5V POWER CONN DECOUPING -12V SC11 470P 50V X7R 0402 +12V SC12 470P 50V X7R 0402 +5V SC13 470P 50V X7R 0402 +3.3V SC14 470P 50V X7R 0402 SR22 SC15 470P 50V X7R 0402 SC188 1UF 16V 0805 Y5V WAFER 1X3 1K 0402 FAN3 32 SD4 BAV99 SOT23 A SC10 470P 50V X7R 0402 +5V_STBY KA -5V SR20 10K 0402 +12V SYS_FAN2 K EMI +5V SYSTEM 11/8 +5V +12V 100 0402 SR26 1K 0402 WAFER 1X3 +12V E FAN_CTL1 SC189 1UF 16V 0805 Y5V A SR25 4.7K 0402 32 SR21 1K 0402 FAN2 32 KA SR24 SYS_FAN1 +12V SD3 BAV99 SOT23 K FAN_CTL3 SR19 10K 0402 SC1 0.1UF 16V Y5V 0402 SR23 4.7K 0402 32 +5V B 11/8 +5V +5V +12V +12V +5V B B SU2A LM324 SO14 CPU_FAN1 SR30 36K 1% 0402 SR31 Impedance Testing Coupon 27K 0402 KA - SR29 4.7K 0402 WAFER 1X4 2.54MM SR33 12.1K 1% 0402 SD5 BAV99 SOT23 + FAN1 SR32 22K 0402 +1.2V_HT_CPU JP1 A HEADER 1X2 D 150 /NI JP2 NC2 SCT6 +12V 100UF-S 16V 6.3X8 ELITE CPU 32 NC1 K +5V C + SQ8 BCP69 SOT-223 A A 11 + SCT5 100UF-S 16V 6.3X8 ELITE SR28 470 0402 SR27 15K 0402 Title Size Document Number Custom Date: FAN&POWER CONN HEADER 1X2 D 150 /NI Rev 0.60 A88PH-M3T Monday, November 08, 2010 33 Sheet of 47 FOR KEYBOARD WITH MOUSE CONN D D POWER_JUSB1 POWER_KB_VCC 10/21 SWAP C515 0.1UF 16V Y5V 0402 SRN4 2.2K 8P4R 0402 KDAT 32 KCLK 32 MDAT 32 MCLK KDAT SFB3 BEAD 60 0603 FB_KDAT KCLK SFB4 BEAD 60 0603 FB_KCLK MDAT SFB5 BEAD 60 0603 FB_MDAT MCLK SFB6 BEAD 60 0603 FB_MCLK SC17 47P 50V NPO 0402 USB_KBMS1B FB_KDAT FB_MDAT POWER_KB_VCC FB_KCLK FB_MCLK SC18 47P 50V NPO 0402 SC19 47P 50V NPO 0402 SC20 47P 50V NPO 0402 C 10 11 12 13 14 SC21 0.1UF 16V Y5V 0402 USB_KB G3 G4 C 32 FOR EMI IO_GND R178 FOR EMI B B 0805 FB_MDAT IO_GND FB_MCLK B2 B1 CM1293 A1 A2 + SQ3 10/21 SWAP FB_KDAT POWER_JUSB1 FB_KCLK R179 FOR EMI CM1293 SOT23-6 /NI IO_GND 0805 +5V SC195 0.1UF 16V Y5V 0402 A A Title PS2 CONN Size B Document Number Date: Monday, November 08, 2010 Rev 0.60 A88PH-M3T Sheet 34 of 47 D D C C Side port +12V_ATX12V +1.8V CPU_VDDNB VDD_MEM 1.2V SR74 12.1K 1% 0402 SR70 10K 1% 0402 0.75V MEM_VTT 1.5V SR71 10K 1% 0402 SR76 10K 1% 0402 SR80 10K 1% 0402 2/26 ILIM +1.1V_SB 1.1V 1.1V SR204 10K 1% 0402 SR205 10K 1% 0402 0.9V 0.9V 0.916V 0.9V 21 VMONI_ATX12V 21 VMONI_1.8V 21 VMONI_CPUVDD_NB 21 VMONI_MEM 21 VMONI_MEM_VTT 21 VMONI_NB_1.1V 21 VMONI_SB_1.1V 0.9V 0.9V B 0.75V B SC42 SR77 SC43 SR78 SC44 SR79 SC47 SC48 SR206 SC174 SR207 SC175 SR75 1K 1% 0402 0.1UF 16V Y5V 0402 10K 1% 0402 10K 1% 0402 /NI 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 10K 1% 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 10K 1% 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 10K 1% 0402 A A Title H/W MONITOR Size Document Number Custom Date: Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet 35 of 47 +5V FPR6 100 0402 +3.3V SPK_DAT CRNT_LMT_HDDLED1 HDD_LED- POWER_LED+ 12 13 14 15 16 POWER_LED- POWER_LED+3.3V_DUAL FPQ4 BAT54A SOT23 K POWER_LED+ R180 FPR2 +3.3V_DUAL FPQ2 2N3904 SOT23 10/29 E KA 10 C SPK_VCC A 21 SATA_HDLED_ D FPR7 100 0402 PANEL1 HEADER 2X8 N_P11 /NI E FPR5 330 0402 B 1/6 SWAP B FPRN2 4.7K 8P4R 0402 SPEAKER C FPQ1 2N3904 SOT23 SPEAKER +5V D 20 220 0402 +3.3V_DUAL 1K 1% 0402 /NI FPR3 ACPI_LED 33 0402 BASE_PNP_TR PWR_LED-E FPQ3 2N3904 SOT23 PWRBTN_ FPC1 0.1UF 16V Y5V 0402 E C FPC2 0.1UF 16V Y5V 0402 B 32 32 SIO Pin79 FPRN25 C 20,43 MASTER_RST# +1.5V_SUS BASE_NPN_TR C DDR_VDD 2.2K 8P4R 0402 PWR_LED+B SW_RST1 +5V R181 680 0402 /NI R408 680 0402 /NI B SW_PWR1 L1 L2 +5V R182 680 0402 /NI R409 680 0402 /NI L1 L2 TP6151L TP6151L FOR T-SERIAL FOR T-SERIAL LED_D2 LED_D1 OFF OFF ABNORMAL OFF ON MEMORY ERROR ON OFF VGA ERROR ON ON NORMAL B MESSAGE A A Title FRONT PANEL/LED Size Document Number Custom Date: Rev 0.60 A88PH-M3T Monday, November 08, 2010 Sheet 36 of 47 AR1 AR2 10 0402 22 0402 AC1 10P 50V NPO 0402 /NI ALC883/8 : B,C,E,F PORTS SUPPORT RE-TASKING +5VA ACT1 + AC_RST_ AC_SYNC AC_SDOUT AC_SDIN_3 AC_BITCLK ACT2 + 12/30 20 20 20,23 20 20 100UF-S 16V 6.3X8 ELITE AU1 38 LINE2_R LINE2_L LINE2_R AR4 75 0402 ACT4 AR3 75 0402 ACT5 + 38 LINE2_L + D 11 10 14 15 18 19 20 16 17 13 37 45 46 12 100UF-S 16V 6.3X8 ELITE 100UF-S 16V 6.3X8 ELITE PORT-E-L PORT-E-R 38 38 38 MIC2_L MIC2_R FRONT_JD MIC1_JD LINE1_JD MIC2_L MIC2_R AR42 AR43 75 0402 ACT13 75 0402 ACT14 FRONT_JD MIC1_JD LINE1_JD + + 38 38 100UF-S 16V 6.3X8 ELITE 100UF-S 16V 6.3X8 ELITE AR10 AR11 AR13 5.1K 1% 0402 20K 1% 0402 10K 1% 0402 LINE1_VREFOR 38 LINE1_VREFO VT1828S ALC892 C PORT-F-L PORT-F-R SENSE_A R1 STUFF NI C1 NI STUFF R1 AR64 0805 /NI C1 26 42 AC35 10UF 10V 0805 Y5V RESET# (I) FRONT_OUT_L (B) SYNC (I) FRONT_OUT_R (B) SDOUT (I) LINE_IN1_L (B) SDIN (O) LINE_IN1_R (B) BITCLK (I) MIC1_L (B) LINE_IN2_L (B) MIC1_R (B) LINE_IN2_R (B) CENTER_OUT (O) CD_L (I) LFE_OUT (O) CD_GND (I) SURR_L (B) CD_R (I) SURR_R (B) MIC2_L (B) SENSE_B (I) MIC2_R (B) DCVOL (I) SENSE_A (I) JDREF LINE1_VREFO_R (O) SPDIFO (O) SIDESURR_L (O) SPDIFI/EAPD (B) SIDESURR_R (O) VREF (O) PC_BEEP (I) MIC1_VREFO_L (O) GPIO0 (B) LINE1_VREFO-L (O) GPIO1 (B) MIC2_VREFO (O) GND1 (P) LINE2_VREFO (O) GND2 (P) MIC1_VREFO_R (O) VCC3_1 (P) VCC3_2 (P) AGND1 (P) AVCC_1 (P) AGND2 (P) AVCC_2 (P) 35 36 23 24 21 22 43 44 39 41 34 33 40 48 47 27 28 29 30 31 32 25 38 PORT-D-L PORT-D-R PORT-C-L PORT-C-R PORT-B-L PORT-B-R AC2 AC3 AC4 AC5 100UF-S 16V 6.3X8 ELITE 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V LINEOUT_L 38 LINEOUT_R 38 LINE1_L LINE1_R MIC1_L MIC1_R 38 38 38 38 D AR5 10K 1% 0402 /NI EXT_VOL_CTRL R3 892 >/NI 888 >ADD R3 JDREF AR6 47 0402 FRONT_IO_SENSE EXT_VOL_CTRL JDREF SPDIFO1 AC11 MIC1_VREFO LINE1_VREFOL MIC2_VREFO LINE2_VREFO AR58 AC34 10UF 10V 0805 Y5V 0805 LDOVDD R2 C2 AL1 AC12 10UF 10V 0805 Y5V ALC892 LQFP48 38 38 GND_AUD PLACE CLOSE TO CODEC 892 ADD R2 C2 VT1828S NI 10UF 10V 0805 Y5V VCC3_L SPDIFO1 GND_AUD MIC1_VREFO AR7 20K 1% 0402 38 2.7 0805 GND_AUD +3.3V C AC13 1UF 10V Y5V 0402 GND_AUD +5VA AR14 BEAD 60 0805 1A AC14 10UF 10V 0805 Y5V R0603 GND_AUD GND_AUD IO_GND MIC2_VREFO AC15 10UF 10V 0805 Y5V KA 7.1 Speaker Configuration 38 GND_AUD AQ1 BAT54A SOT23 B PIN3 GPIO1 REGREF PIN4 DVSS DMIC_DATA/GPIO +5V AR15 2.2K 0402 AR16 2.2K 0402 MIC2_L 38 MIC2_R 38 B LINE2_VREFO LDO-IN KA PIN29 VREFOUT-C A ALC892 K VT1828S +5V +5VA C542 0.1UF 16V Y5V 0402 AC37 10UF 10V 0805 Y5V AQ2 BAT54A SOT23 AC38 10UF 10V 0805 Y5V 38 K GND_AUD A AC6 0.1UF 16V Y5V 0402 GND_AUD A CENBAS LINE-IN SURR LINE-OUT SIDE MIC1 AR17 2.2K 0402 AR18 2.2K 0402 LINE2_L 38 LINE2_R 38 A Configuration PORT-A PORT-B PORT-C PORT-D PORT-E PORT-F PORT-G PORT-H Function SURR MIC1 LINE1 LINEOUT LINE2 MIC2 CEN/LFE SIDE Location Rear Rear Rear Rear Front Front Rear Rear Title EUP POWER Size B Document Number Date: Monday, November 08, 2010 Rev 0.60 A88PH-M3T Sheet 37 of 47 Rear Panel Onboard Analog I/O P07 : 3-Port & 6-Port Co-lay 32 33 34 35 ALC883/888:B,C,E,F ports support I/P & O/P function But A,D,G,H ports not support MIC function 37 37 LINE1_L LINE1_JD D 37 LINE1_R LINE1_L LINE1_JD LINE1_R AR44 AUDIO1D PORT-E 37 MIC2_L 37 MIC2_R 37 LINE2_R 37 FRONT_IO_SENSE 37 LINE2_L AUDIO JACK 3HD 75 0402 LINE1LL AFB1 BEAD 60 0603 75 0402 LINE1RR AFB2 BEAD 60 0603 PORT-C AR45 AR22 AR23 22K 0402 /NI 22K 0402 /NI AR56 10K 0402 F_AUDIO1 MIC2_L MIC2_R LINE2_R FRONT_IO_SENSE LINE2_L AR20 20K 1% 0402 10 AR21 39.2K 1% 0402 FPAUD_PRESENCE# 0: INTEL HD AUDIO DONGLE CONNECTED GND_AUD 1: INTEL HD AUDIO DONGLE UNCONNECTED AC18 100P 50V NPO 0402 GND_AUD AUDIO ANALOG POWER 892 >/NI +5VA 888 >ADD PORT-A BLACK JACK GND_AUD VT1828S >0 AR60 0805 /NI R1 AQ4 AZ1117H-ADJ SOT-223 +5V 0805 AFB10 BEAD 60 0805 1A JSPDIFOUT1 WAFER 1X3 BLACK +5V_SP1 LINEOUT_R AR49 75 0402 AFB7 BEAD 60 0603 LINEOUTR PORT-D AR28 GREEN JACK AC23 100P 50V NPO 0402 AC24 100P 50V NPO 0402 SPDIFO1 892 >0 0805 VT1828S >NI R2 AC36 10UF 10V 0805 Y5V GND_AUD C AR30 390 1% 0402 GND_AUD AR61 0805 GND_AUD PORT-G SPDIF OUT1 AR26 130 1% 0402 37 AC29 1UF 16V 0805 Y5V AC22 0.1UF 16V Y5V 0402 C AR29 22K 0402 22K 0402 I O A LINEOUT_R +12V 37 LINEOUTL LINEOUT_L FRONT_JD BEAD 60 0603 37 37 AFB6 AUDIO JACK 3HD 75 0402 22K 8P4R 0402 892 >NI 22 AUDIO1C 23 24 25 AR48 D ARN3 LINE2_L LINE2_R MIC2_L MIC2_R LINEOUT_L FRONT_JD 20 CONNECT TO SB HEADER 2X5 N8 R PORT-F BLUE JACK AC17 100P 50V NPO 0402 +3.3V 37 GND_AUD YELLOW JACK +5V_DUAL LDOVDD R3 AFB18 BEAD 60 0805 1A /NI ANTI POP >0 0805 PORT-H AC26 0.1UF 16V Y5V 0402 GND_AUD V0.51 Add EMI component CM1293 SOT23-6 GRAY JACK AUDIO1B B HDA Iterface ALC861VD Yes Yes DAC DAC 7.1Ch + Ch 7.1Ch B AUDIO JACK 3HD 37 MIC1_R MIC1_L MIC1_JD MIC1_R AR54 75 0402 MIC1LL AFB13 MIC1L PORT-B AR55 75 0402 MIC1RR AFB14 AR36 BEAD 60 0603 AR37 22K 0402 /NI 22K 0402 /NI MIC1R PINK JACK AC32 100P 50V NPO 0402 AUDIO1A AUDIO JACK 3HD AC33 100P 50V NPO 0402 G1 G2 G3 GND_AUD FOR EMI AQ6 BAT54A SOT23 FOR ALC883/888 K AR38 37 LINE1_VREFO LINE1_VREFO AQ7 BAT54A SOT23 FOR ALC88X/861 2.2K 0402 LINE1LL KA K AR39 37 A AR40 2.2K 0402 MIC1_VREFO LINE1RR MIC1_VREFO 2.2K 0402 2.2K 0402 G4 IO_GND H1 DAC DAC SNR 95dB 90dB GPIO for Vref None None SPDIF-I Yes No SPDIF-O Yes Yes Re-Tasking 4-PORTS Port D,E,F IO_GND AFB15 0805 AFB16 BEAD 60 0805 1A AFB17 BEAD 60 0805 1A A MIC1LL KA A AR41 G5 G4 GND_AUD G3 37 BEAD 60 0603 G2 MIC1_L MIC1_JD G1 37 37 A ALC883/8 MIC1RR AC40 220P 50V X7R 0402 AC39 220P 50V X7R 0402 Title EUP POWER Size Document Number Custom GND_AUD IO_GND Date: Rev 0.60 A88PH-M3T Sheet Monday, November 08, 2010 38 of 47 Energy-Using Product(EUP) D D +5V +5V_STBY +12V +5V_DUAL 32,43 PWRGD30ms + CT44 560UF-S 6.3V 6.3X8 ELITE 10/21 SWAP Q89 P0903BDG TO252 S RN48 10K 8P4R 0402 D + CT46 560UF-S 6.3V 6.3X8 ELITE C S 44 5V_GATE# C552 0.1UF 16V Y5V 0402 Q90 2N7002 SOT23 G D G G D S 5V_DUAL_CTL C C Q91 2N3904 SOT23 R590 200 0402 /NI E B +5V_STBY 5VSB_GATE# + +5V_STBY +5V_STBY K A D26 BAT54C SOT23 /NI CT16 100UF-S 16V 6.3X8 ELITE D25 SS12/5817 SMA K KA C559 10UF 10V 0805 Y5V /NI +5V_STBY B Q93 2N3906 SOT23 C560 10UF 10V 0805 Y5V /NI E R593 0402 C553 0.1UF 16V Y5V 0402 C S A R591 10K 0402 Q92 SI2301BDS SOT23 C554 10UF 10V 0805 Y5V /NI B G B Q94 2N7002 SOT23 R597 10K 0402 /NI 32 +5V_DUAL Q95 2N3904 SOT23 /NI B 5VSB_CTRL R596 4.7K 0402 E 32 R594 10K 0402 S C G R592 0402 D D R595 10K 0402 /NI 5VSB_CTRL R669 0402 A A Title EUP POWER Size B Document Number Date: Monday, November 08, 2010 Rev 0.60 A88PH-M3T Sheet 39 of 47 D D +1.5V_SUS +1.5V_SUS ACC FUNCTION CR30 10K 0402 12/23 +3.3V_DUAL CR32 10K 0402 /NI CQ5 2N3904 SOT23 LDT_RST# CR2 0402 /NI R544 1K 1% 0402 5,7,15,19 C E 20 IMC_CRST_L B +3.3V_DUAL CR34 10K 0402 32 IO_CRST 32 S Q76 SI2301BDS SOT23 +3.3V OV_1P35_FB0 +1.5V_SUS G S +1.5V_SUS R545 1K 1% 0402 OV_1P35_FB1 +1.5V_SUS 32 G +3.3V_DUAL Q77 SI2301BDS SOT23 D Q49 2N3904 SOT23 R546 1.21K 1% 0402 CPU_TDO R547 2.4K 1% 0402 E IMC_TDI C 20 B R6 10K 0402 D +1.5VDIMM_FB R215 10K 0402 +1.5VDIMM_FB 43 +1.5VDIMM_FB +1.5V_SUS C R418 4.64K 1% 0402 R419 1.87K 1% 0402 +3.3V R420 931 1% 0402 R221 10K 0402 CPU_TRST# VDIMM1 VDIMM2 +1.5VDIMM_FB OV_1P35_FB1 OV_1P35_FB0 1 1.353V 0 1.547V 1 1.397V 1.605V 1 1.447V 1.644V 0 Default 1.509V 1 43 OV_1P5_FB0 32 OV_1P5_FB1 32 OV_1P5_FB2 32 Q51 2N3904 SOT23 IMC_TRST# 1.703V 1 1.742V 1.799V 0 1.838V 0 C C E 20 B R7 10K 0402 VDIMM0 Default 1.509V +1.5V_SUS +3.3V R241 10K 0402 R1 44 OV_NB_1P3_FB Q54 2N3904 SOT23 R434 2K 1% 0402 R435 IMC_TDO CPU_TDI 931 1% 0402 OV_NB_1P3_FB0 32 OV_NB_1P3_FB1 32 R2 C E 20 B R8 10K 0402 NB_VCC >1.2V R1 >1.58K R2 >806 NB_VCC >1.3V R1 >2K R2 >931 +1.5V_SUS OV_NB_1P1_FB0 OV_NB_1P1_FB1 +1.2V / +1.296V 1 +1.250V / +1.346V +1.299V / +1.403V +1.349V / +1.452V 0 +3.3V R228 10K 0402 Q52 2N3904 SOT23 IMC_TMS CPU_TMS C E 20 B R9 10K 0402 44 OV_OVLDT_1P2_FB B R436 3K 1% 0402 R437 1.5K 1% 0402 OV_HT_1P2_FB0 32 OV_HT_1P2_FB1 32 OV_SB_1P1_FB0 OV_SB_1P1_FB1 +1.204V 1 +1.246V +1.284V +1.324V 0 B +1.5V_SUS +3.3V B R206 10K 0402 R10 10K 0402 Q29 2N3904 SOT23 IMC_DBREQ# 20 C E CPU_DBREQ# +1.5V_SUS SIDEPORT +3.3V B R209 10K 0402 OV_SP_FB0 R214 3K 1% 0402 32 OV_SP_FB1 R216 1.5K 1% 0402 R11 10K 0402 Q30 2N3904 SOT23 IMC_DBRDY CPU_DBRDY 20 C E 32 +1.5V_SUS OV_SP DDR3 SP+1.5V 17 GP27 GP26 Default 1.51V 1 1.55V 1.6V 1.65V 0 +3.3V B R212 10K 0402 A R12 10K 0402 Q36 2N3904 SOT23 A IMC_TCK 20 E CPU_TCK C Title OVER VOLTAGE/ACC FUNCTION Size C Document Number Date: Monday, November 08, 2010 Rev 0.60 A88PH-M3T Sheet 40 of 47 G 5,44 NB_CORE_PWRGD 0402 /NI STRAP PR226 PR227 R5 10K 0402 /NI 0402 /NI 7 PC74 0.01UF 25V X7R 0402 /NI 6717A OLD Short to GND:SVI Mode Trigger 6717X STRAP VOLTAGE SVD SVC OC_CORE OC_NB PR219 100K 0402 /NI PR128 I2C Bus NB LL PSK 0.0

Ngày đăng: 22/04/2021, 17:25

TÀI LIỆU CÙNG NGƯỜI DÙNG

  • Đang cập nhật ...

TÀI LIỆU LIÊN QUAN

w