1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

biostar a78ga m2t rev 6 4 sch

48 13 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Nội dung

5 D D PAGE C B A CONTENTS COVER BLOCK DIAGRAM POWER DELIVERY CLOCK DISTRIBUTION REVISION HISTROY SKT 940 K8 M2 CPU CPU DECOUPLING DDR CLK BYPASS DDR2 DIMM A1 DDR2 DIMM B1 DDR2 DIMM A2 DDR2 DIMM B2 DDR2 VTT TERM DDR2 DECOUPLING RS780-HT LINK RS780-PCIE RS780-SYSTEM RS780-PWOER&SBD_MEM CLOCK GEN SB700-PCIE/PCI/CPU/LPC SB700-ACPI/GPIO/USB/AUD SB700-SATA/IDE/HWM/SPI SB700-POWER&DECOUPLING SB700-STRAPS CRT & DVI PCI-E SLOT PCI SLOT IDE ATA 133 USB CONN CODEC ALC662 AUDIO CONNECTOR SUPER I/O ITE8718F HW MONITOR / FAN CONTROL FDD / PS2 CONN / FLASH COM&LPT CONNECTOR ATX PWR / FRONT PANEL / LED OVER VOLTAGE IC FRONT USB PWRGD / MISC DC-DC VCC_CORE DC-DC CONVER MEMORY POWER NB/SB CORE POWER Realtek RTL8111C BOM 6-10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 A78GA-M2T ( RS780&SB700 ) REV 6.4 DDR2 X Dual channel , PCI-Ex16 X , PCI-Ex1 X , PCI X , Realtek 10/100/1000 PCI-E Lan , AMD K8-940 B A Title COVER Size Document Number Custom Date: C Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 1 of 48 D M2 SOCKET Clock Generator TMDS DVI/TMDS CON UNBUFFERED DDRII DIMM3 DDRII 533,667,800 UNBUFFERED DDRII DIMM2 UNBUFFERED DDRII DIMM4 16x16 OUT HyperTransport LINK UNBUFFERED DDRII DIMM1 DDRII FIRST LOGICAL DIMM D DDRII SECOND LOGICAL DIMM IN RTM880N-793 DDRII 533,667,800 128bit AMD AM2/AM2+ AMD NB RS780 HyperTransport LINK0 CPU I/F VGA CON INTEGRATED GRAPHICS LVTM PCIE SLOT1 16X 16X PCIE VIDEO I/F 16X 1X PCIE I/F C C GIGABIT Realtek RTL8111C 1X PCIE INTERFACE 4X PCIE PCIE GPP0 X1 SPI I/F SPI ROM ATI SB USB-5 USB-4 USB-3 USB-2 USB-1 USB-0 SB700 USB 2.0 HD AUDIO I/F USB2.0 (12) AZILIA CODEC SATA II (6) AC97 2.3/ AZALIA USB-6 USB-7 USB-8 USB-9 USB-10 SATA II I/F ATA 66/100/133 USB-11 SATA#0 SATA#1 SATA#2 SATA#3 SATA#4 SATA#5 ACPI LPC I/F BOOTSTRAPS ROM (SB) I2C I/F ATA 66/100/133 I/F INT RTC PCI BUS B PCI SLOT #1 PCI SLOT #2 IDE1 HW MONITOR B HW MONITOR PCI SLOT #3 ITE LPC SIO 8716/8718 DESKTOP M2 POWER RS780 CORE & PCIE POWER FLOPPY KBD MOUSE HW MONITOR DDR MEMORY POWER A A Title BLOCK DIAGRAM Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 CPU PW 12V +/-5% ATX P/S WITH 1A STBY CURRENT 5VSB +/-5% 5V +/-5% 3.3V +/-5% 12V +/-5% -12V +/-5% CPU_VDDA_RUN(S0, S1) 2.5V SHUNT REGULATOR VDD_CPUCORE_RUN (S0, S1)/VDD_CPUNB_RUN (S0, S1) CPU_VTT_SUS (S0,S1,S3) CPU_VDDIO_SUS(S0,S1,S3) VRM SW REGULATOR DDRII DIMMs D 0.9V VTT_DDR REGULATOR +5VDUAL_MEM (S0,S5) AM2 VDDA 2.5V 0.2A VDDCORE 0.8-1.55V 110A DDRII MEM I/F VTT 2A, VDD 10A VLDT 1.2V 0.5A 1.8V VDD SW REGULATOR VDDHT/RX 1.1V 1.2A VDD MEM 12A VCC 1.1V SW REGULATOR VDDHTTX 1.2V 0.5A VDDPCIE 1.1V 2A +1.1V RX780/RS780; +1.2V RS740 (S0, S1) VCC 1.1V SW REGULATOR NB CORE VDDC 1.1V 7A VDDA18PCIE 1.8V 0.9A +1.1V RX780/RS780; +1.2V RS740 (S0, S1) +1.8V(S0, S1) 1.8V LINEAR REGULATOR VCC 1.2V SW REGULATOR PLLs 1.8V 0.1A 1.5V LINEAR REGULATOR +1.2V(S0, S1) D RS780 VTT_DDR 2A VDD18/VDD18_MEM 1.8V 0.01A +1.5V(S0, S1) VDD_MEM 1.8V/1.5V 0.5A AVDD 3.3V 0.135A +3.3VSB (S0, S1, S3, S4, S5) +3.3VDUAL (S0, S1, S3, S4, S5) SB700 +3.3VSB REGULATOR ACPI CONTROLLER X4 PCI-E 0.8A ATA I/O 0.5A +5VDUAL (S0, S1, S3, S4, S5) C C ATA PLL 0.01A PCI-E PVDD 80mA SB CORE 0.6A CLOCK 1.2V STB LDO REGULATOR +1.2VSB (S5) 1.2V S5 PW 0.22A 3.3V S5 PW 0.01A USB CORE I/O 0.2A 3.3V I/O 0.45A AZALIA CODEC CON 3.3V CORE 0.3A 5V ANALOG 0.1A B B 12V 0.1A PCI Slot (per slot) A 5V 5.0A 3.3V 7.6A 12V 0.5A 3.3Vaux 0.375A -12V 0.1A X1 PCIE per X16 PCIE X16 PCIE 3.3V 3.0A 3.3V 3.0A 3.3V 3.0A 12V 0.5A 12V 5.5A 12V 5.5A 3.3Vaux 0.1A USB X6 FR VDD USB X6 RL VDD 5VDual 5VDual 2.0A 2.0A 2XPS/2 5VDual 1.0A GBE 3.3V 0.5A (S0, S1) 3.3V 0.1A (S3) A Title +3.3VDUAL (S0, S1, S3) POWER DELIVERY Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 DIMM3 DIMM4 D D PAIR MEM CLK PAIR MEM CLK DIMM2 PAIR MEM CLK PAIR MEM CLK DIMM1 PAIR CPU CLK CPU_HT_CLK 200MHZ HT ref clock NB_HT_CLK 100MHZ DIFF(RX780/RS780) AM2/AM2g2 CPU HT REFCLK 66MHz SE(RS740) 14.318MHZ OSC (RS740/RX780) PAIR CPU CLK 200MHZ AMD NB RS740/RX780/RS780 HT REFCLK 66MHz SE(RS740) 100MHz DIFF(RX780/RS780) NB Disp clock 100MHZ DIFF(RS780) PCI CLK0 25M_48M_66M_OSC PCI CLK1 33MHZ PCI SLOT AMD SB SB700 PCI CLK2 33MHZ PCI SLOT LPC_CLK0 33MHZ TPM LPC CLK1 LPC BIOS NB_DISP_CLK AM2 SOCKET GPP Ref clock NB-OSCIN 14.318MHZ GPP_CLK3 33MHZ 100MHZ PCI CLK3 33MHZ PCIE_RCLK/ NB_LNK_CLK NB PCIE Ref clock PCIE GPP CLK 100MHZ C 100MHZ PCI SLOT 33MHZ DEBUG POST TPM (BCM5755/5761) C PCI CLK4 PCIE GPP CLK 100MHZ SUPER IO IT8716F 33MHZ EXTERNAL NB GFX PCIE CLK 100MHZ NB GPP PCIE CLK 100MHZ (RX780) SB_BITCLK PCIE GFX CLK 100MHZ GFX Ref clock 100MHZ SLT_GFX_CLK PCIE GFX SLOT - 16 LANES PCIE GPP CLK 100MHZ GPP Ref clock 100MHZ GPP_CLK0 PCIE GPP SLOT - LANE PCIE GPP CLK 100MHZ GPP Ref clock 100MHZ GPP_CLK1 PCIE GPP SLOT - LANES PCIE GPP CLK 100MHZ GPP Ref clock 100MHZ GPP_CLK2 PCIE GBE B HD AUDIO CON 48MHZ 25MHz CLK GEN B 25MHZ OSC INPUT USB CLK 48MHZ 25MHz SATA SIO CLK 48MHZ A 32.768KHz USB_CLK A External clock mode Internal clock mode Title CLOCK DISTRIBUTION Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 REV D DATA 6.3 16/09/08 6.4 02/02/09 DESCRIPTION Add U6- ->解決3850顯卡有時點不亮問題 Page:30 1.修改EMI問題及螺絲孔(使用A76GA-M2T V6.0 PCB修改) D 2.Add D14,R307,R323 3.U12,U13用料修改FP6321A 4.R320 NI C C B B A A Title REVISION HISTORY Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 HyperTransport D D CPU1A HYPERTRANSPORT C B 19 19 19 19 HT_CLKIN1_P HT_CLKIN1_N HT_CLKIN0_P HT_CLKIN0_N N6 P6 N3 N2 L0_CLKIN_H(1) L0_CLKIN_L(1) L0_CLKIN_H(0) L0_CLKIN_L(0) L0_CLKOUT_H(1) L0_CLKOUT_L(1) L0_CLKOUT_H(0) L0_CLKOUT_L(0) AD5 AD4 AD1 AC1 HT_CLKOUT1_P HT_CLKOUT1_N HT_CLKOUT0_P HT_CLKOUT0_N 19 19 19 19 19 19 19 19 HT_CTLIN1_P HT_CTLIN1_N HT_CTLIN0_P HT_CTLIN0_N V4 V5 U1 V1 L0_CTLIN_H(1) L0_CTLIN_L(1) L0_CTLIN_H(0) L0_CTLIN_L(0) L0_CTLOUT_H(1) L0_CTLOUT_L(1) L0_CTLOUT_H(0) L0_CTLOUT_L(0) Y6 W6 W2 W3 HT_CTLOUT1_P HT_CTLOUT1_N HT_CTLOUT0_P HT_CTLOUT0_N 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 HT_CADIN15_P HT_CADIN15_N HT_CADIN14_P HT_CADIN14_N HT_CADIN13_P HT_CADIN13_N HT_CADIN12_P HT_CADIN12_N HT_CADIN11_P HT_CADIN11_N HT_CADIN10_P HT_CADIN10_N HT_CADIN9_P HT_CADIN9_N HT_CADIN8_P HT_CADIN8_N U6 V6 T4 T5 R6 T6 P4 P5 M4 M5 L6 M6 K4 K5 J6 K6 L0_CADIN_H(15) L0_CADIN_L(15) L0_CADIN_H(14) L0_CADIN_L(14) L0_CADIN_H(13) L0_CADIN_L(13) L0_CADIN_H(12) L0_CADIN_L(12) L0_CADIN_H(11) L0_CADIN_L(11) L0_CADIN_H(10) L0_CADIN_L(10) L0_CADIN_H(9) L0_CADIN_L(9) L0_CADIN_H(8) L0_CADIN_L(8) L0_CADOUT_H(15) L0_CADOUT_L(15) L0_CADOUT_H(14) L0_CADOUT_L(14) L0_CADOUT_H(13) L0_CADOUT_L(13) L0_CADOUT_H(12) L0_CADOUT_L(12) L0_CADOUT_H(11) L0_CADOUT_L(11) L0_CADOUT_H(10) L0_CADOUT_L(10) L0_CADOUT_H(9) L0_CADOUT_L(9) L0_CADOUT_H(8) L0_CADOUT_L(8) Y5 Y4 AB6 AA6 AB5 AB4 AD6 AC6 AF6 AE6 AF5 AF4 AH6 AG6 AH5 AH4 HT_CADOUT15_P 19 HT_CADOUT15_N 19 HT_CADOUT14_P 19 HT_CADOUT14_N 19 HT_CADOUT13_P 19 HT_CADOUT13_N 19 HT_CADOUT12_P 19 HT_CADOUT12_N 19 HT_CADOUT11_P 19 HT_CADOUT11_N 19 HT_CADOUT10_P 19 HT_CADOUT10_N 19 HT_CADOUT9_P 19 HT_CADOUT9_N 19 HT_CADOUT8_P 19 HT_CADOUT8_N 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 HT_CADIN7_P HT_CADIN7_N HT_CADIN6_P HT_CADIN6_N HT_CADIN5_P HT_CADIN5_N HT_CADIN4_P HT_CADIN4_N HT_CADIN3_P HT_CADIN3_N HT_CADIN2_P HT_CADIN2_N HT_CADIN1_P HT_CADIN1_N HT_CADIN0_P HT_CADIN0_N U3 U2 R1 T1 R3 R2 N1 P1 L1 M1 L3 L2 J1 K1 J3 J2 L0_CADIN_H(7) L0_CADIN_L(7) L0_CADIN_H(6) L0_CADIN_L(6) L0_CADIN_H(5) L0_CADIN_L(5) L0_CADIN_H(4) L0_CADIN_L(4) L0_CADIN_H(3) L0_CADIN_L(3) L0_CADIN_H(2) L0_CADIN_L(2) L0_CADIN_H(1) L0_CADIN_L(1) L0_CADIN_H(0) L0_CADIN_L(0) L0_CADOUT_H(7) L0_CADOUT_L(7) L0_CADOUT_H(6) L0_CADOUT_L(6) L0_CADOUT_H(5) L0_CADOUT_L(5) L0_CADOUT_H(4) L0_CADOUT_L(4) L0_CADOUT_H(3) L0_CADOUT_L(3) L0_CADOUT_H(2) L0_CADOUT_L(2) L0_CADOUT_H(1) L0_CADOUT_L(1) L0_CADOUT_H(0) L0_CADOUT_L(0) Y1 W1 AA2 AA3 AB1 AA1 AC2 AC3 AE2 AE3 AF1 AE1 AG2 AG3 AH1 AG1 HT_CADOUT7_P HT_CADOUT7_N HT_CADOUT6_P HT_CADOUT6_N HT_CADOUT5_P HT_CADOUT5_N HT_CADOUT4_P HT_CADOUT4_N HT_CADOUT3_P HT_CADOUT3_N HT_CADOUT2_P HT_CADOUT2_N HT_CADOUT1_P HT_CADOUT1_N HT_CADOUT0_P HT_CADOUT0_N C 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 B SOCKET_M2 940 SMD A A Title K8 CPU HT Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 Vout=Vref (1.25V) X ( 1+R2/R1 )=2.5V +5V D D C2 3300P 50V X7R 0402 +1.8V_SUS 2 Required for compatibility with future processors Q1 AZ1117H-ADJ SOT-223 R2 1K 0402 R2 R4 C1 1UF 16V 0805 Y5V 0.1UF 16V Y5V 0402 100 0402 1 C3 CT1 10UF 10V 0805 Y5V 2 100 0402 I O A R1 R1 1 CPU_VDDA C533 1UF 16V 0805 Y5V R3 1K 0402 K8_VID5 K8_VID4 K8_VID3 K8_VID2 K8_VID1 K8_VID0 1 330 8P4R RN1 CPU1D C4 3900P 50V X7R 0402 C5 CPUCLK# 23 CPU_CLKIN_N CPU_ALL_PWROK CPU_LDTSTOP# CPU_HT_RESET# +1.8V_SUS C CLKIN_H CLKIN_L C9 D8 C7 PWROK LDTSTOP_L RESET_L CPU_PRESENT_L R8 R9 1 1K 0402 1K 0402 SIC SID AL6 AK6 0402 R507 AK4 AL10 AJ10 AH10 AL9 A5 300 0402 CPU_CORE_FB CPU_CORE_FB_ G2 G1 E12 F1 Layout: keep trace to resistors less than 1" from CPU pins +1.8V_SUS +1.8V_SUS R12 R14 1 R15 R16 R508 R509 1 2 CPU_M_VREFF F12 39.2 1% 0402 AH11 39.2 1% 0402 AJ11 2 1 510 0402 510 0402 300 0402 300 0402 R6 16.9 1% 0402 1 11 CPU_M_VREFF C6 C7 1000P 50V X7R 0402 2 0.1UF 16V Y5V 0402 36 CPU_THERMDC 36 CPU_THERMDA D2 D1 C1 E3 E2 E1 1K 0402 CPU_PRESENT# AL3 44 CPU_CORE_FB 44 CPU_CORE_FB_ R10 16.9 1% 0402 G5 VID(5) VID(4) VID(3) VID(2) VID(1) VID(0) R528 +1.8V_SUS CORE_TYPE R7 25 CPU_PRESENT# ROUTE AS DIFF PAIR 10/5/5/5/10 B VDDA1 VDDA2 A8 B8 LESS THAN 1000mil 5/10 M_ZN,M_ZP CPU_SA0 TDI TRST_L TCK TMS DBREQ_L VDD_FB_H VDD_FB_L THERMTRIP_L PROCHOT_L AK10 AL4 DBRDY B6 VDDIO_FB_H VDDIO_FB_L +3.3V_DUAL +1.8V_SUS CPU_THERMTRIP CPU_PROCHOT_L_1.8 AK7 AL7 TDO ALERT_ R529 S Q2 APM2300AAC SOT23 CPU_THERMTRIP# D 1K 0402 C R382 4.7K 0402 /NI CPU_THERMTRIP# 25 CPU_PROCHOT# 24 +1.8V_SUS LAYOUT: PLACE WITHIN INCH OF CPU AK11 AL11 5/10 VTT_SENSE VDDNB_FB_H PSI_L VDDNB_FB_L G4 G3 HTREF1 HTREF0 V8 V7 R11 R13 FBCLKOUT FBCLKOUT_ M_VREF M_ZN M_ZP 44 44 44 44 44 44 C10 D10 R5 169 1% 0402 1 3900P 50V X7R 0402 G CPUCLK 23 CPU_CLKIN_P ROUTE AS DIF 20/5/5/5/20 LAYOUT: PLACE 169 OHM WITHIN 600mils OF CPU AND TRACE TO AC CAPS LESS THAN 1250mil MISC +1.2V_HT 44.2 1% 0402 44.2 1% 0402 2 R17 A10 B10 F10 E9 AJ7 F6 TEST25_H TEST25_L TEST19 TEST18 TEST13 TEST9 TEST29_H TEST29_L C11 D11 D6 E7 F8 C5 AH9 TEST24 TEST17 TEST23 TEST16 TEST22 TEST15 TEST21 TEST14 SOCKET_M2 940 SMD TEST20 TEST12 AK8 AH8 AJ9 AL8 AJ8 R510 R511 300 0402 300 0402 E5 AJ5 AG9 AG8 AH7 AJ6 TEST7 TEST6 THERMDC THERMDA TEST3 TEST2 TEST28_H TEST28_L TEST27 TEST26 TEST10 TEST8 J10 H9 AK9 AK5 G7 D4 R18 300 0402 80.6 1% 0402 20/8/5/8/20 LAYOUT: PLACE WITHIN INCH OF CPU LAYOUT: ROUTE 80 OHM DIFF IMPEDENCE B +1.8V_SUS CPU_HT_RESET# 24 LDT_RST# CPU_ALL_PWROK 24 SB_CPUPWRGD CPU_LDTSTOP# 21,24 LDT_STOP# RN4 680 8P4R A A +1.8V_SUS Title K8 CPU MISC Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 CPU1B D C 13,15,17 MEM_MA_ADD[15 0] 13,15 MEM_MA_DQS_H[8 0] 13,15 MEM_MA_DQS_L[8 0] AG21 AG20 G19 H19 U27 U26 MA0_CLK_H(2) MA0_CLK_L(2) MA0_CLK_H(1) MA0_CLK_L(1) MA0_CLK_H(0) MA0_CLK_L(0) 13,17 MEM_MA0_CS_L1 13,17 MEM_MA0_CS_L0 AC25 AA24 MA0_CS_L(1) MA0_CS_L(0) 13,17 MEM_MA0_ODT0 AC28 MA0_ODT(0) 12,15 MEM_MA1_CLK_H2 12,15 MEM_MA1_CLK_L2 12,15 MEM_MA1_CLK_H1 12,15 MEM_MA1_CLK_L1 12,15 MEM_MA1_CLK_H0 12,15 MEM_MA1_CLK_L0 AE20 AE19 G20 G21 V27 W27 MA1_CLK_H(2) MA1_CLK_L(2) MA1_CLK_H(1) MA1_CLK_L(1) MA1_CLK_H(0) MA1_CLK_L(0) 15,17 MEM_MA1_CS_L1 15,17 MEM_MA1_CS_L0 AD27 AA25 MA1_CS_L(1) MA1_CS_L(0) 15,17 MEM_MA1_ODT0 AC27 MA1_ODT(0) 13,15,17 MEM_MA_CAS_L 13,15,17 MEM_MA_WE_L 13,15,17 MEM_MA_RAS_L AB25 AB27 AA26 MA_CAS_L MA_WE_L MA_RAS_L 13,15,17 MEM_MA_BANK2 13,15,17 MEM_MA_BANK1 13,15,17 MEM_MA_BANK0 N25 Y27 AA27 MA_BANK(2) MA_BANK(1) MA_BANK(0) 15,17 MEM_MA_CKE1 13,17 MEM_MA_CKE0 L27 M25 MA_CKE(1) MA_CKE(0) MEM_MA_ADD[15 0] MEM_MA_ADD15 MEM_MA_ADD14 MEM_MA_ADD13 MEM_MA_ADD12 MEM_MA_ADD11 MEM_MA_ADD10 MEM_MA_ADD9 MEM_MA_ADD8 MEM_MA_ADD7 MEM_MA_ADD6 MEM_MA_ADD5 MEM_MA_ADD4 MEM_MA_ADD3 MEM_MA_ADD2 MEM_MA_ADD1 MEM_MA_ADD0 M27 N24 AC26 N26 P25 Y25 N27 R24 P27 R25 R26 R27 T25 U25 T27 W24 MA_ADD(15) MA_ADD(14) MA_ADD(13) MA_ADD(12) MA_ADD(11) MA_ADD(10) MA_ADD(9) MA_ADD(8) MA_ADD(7) MA_ADD(6) MA_ADD(5) MA_ADD(4) MA_ADD(3) MA_ADD(2) MA_ADD(1) MA_ADD(0) MEM_MA_DQS_H[8 0] MEM_MA_DQS_L[8 0] MEM_MA_DQS_H7 MEM_MA_DQS_L7 MEM_MA_DQS_H6 MEM_MA_DQS_L6 MEM_MA_DQS_H5 MEM_MA_DQS_L5 MEM_MA_DQS_H4 MEM_MA_DQS_L4 MEM_MA_DQS_H3 MEM_MA_DQS_L3 MEM_MA_DQS_H2 MEM_MA_DQS_L2 MEM_MA_DQS_H1 MEM_MA_DQS_L1 MEM_MA_DQS_H0 MEM_MA_DQS_L0 AD15 AE15 AG18 AG19 AG24 AG25 AG27 AG28 D29 C29 C25 D25 E19 F19 F15 G15 MA_DQS_H(7) MA_DQS_L(7) MA_DQS_H(6) MA_DQS_L(6) MA_DQS_H(5) MA_DQS_L(5) MA_DQS_H(4) MA_DQS_L(4) MA_DQS_H(3) MA_DQS_L(3) MA_DQS_H(2) MA_DQS_L(2) MA_DQS_H(1) MA_DQS_L(1) MA_DQS_H(0) MA_DQS_L(0) MEM_MA_DM7 MEM_MA_DM6 MEM_MA_DM5 MEM_MA_DM4 MEM_MA_DM3 MEM_MA_DM2 MEM_MA_DM1 MEM_MA_DM0 AF15 AF19 AJ25 AH29 B29 E24 E18 H15 B 13,15 MEM_MA_DM[8 0] MEMORY INTERFACE A 12,13 MEM_MA0_CLK_H2 12,13 MEM_MA0_CLK_L2 12,13 MEM_MA0_CLK_H1 12,13 MEM_MA0_CLK_L1 12,13 MEM_MA0_CLK_H0 12,13 MEM_MA0_CLK_L0 MEM_MA_DM[8 0] MA_DM(7) MA_DM(6) MA_DM(5) MA_DM(4) MA_DM(3) MA_DM(2) MA_DM(1) MA_DM(0) MA_DATA(63) MA_DATA(62) MA_DATA(61) MA_DATA(60) MA_DATA(59) MA_DATA(58) MA_DATA(57) MA_DATA(56) MA_DATA(55) MA_DATA(54) MA_DATA(53) MA_DATA(52) MA_DATA(51) MA_DATA(50) MA_DATA(49) MA_DATA(48) MA_DATA(47) MA_DATA(46) MA_DATA(45) MA_DATA(44) MA_DATA(43) MA_DATA(42) MA_DATA(41) MA_DATA(40) MA_DATA(39) MA_DATA(38) MA_DATA(37) MA_DATA(36) MA_DATA(35) MA_DATA(34) MA_DATA(33) MA_DATA(32) MA_DATA(31) MA_DATA(30) MA_DATA(29) MA_DATA(28) MA_DATA(27) MA_DATA(26) MA_DATA(25) MA_DATA(24) MA_DATA(23) MA_DATA(22) MA_DATA(21) MA_DATA(20) MA_DATA(19) MA_DATA(18) MA_DATA(17) MA_DATA(16) MA_DATA(15) MA_DATA(14) MA_DATA(13) MA_DATA(12) MA_DATA(11) MA_DATA(10) MA_DATA(9) MA_DATA(8) MA_DATA(7) MA_DATA(6) MA_DATA(5) MA_DATA(4) MA_DATA(3) MA_DATA(2) MA_DATA(1) MA_DATA(0) AE14 AG14 AG16 AD17 AD13 AE13 AG15 AE16 AG17 AE18 AD21 AG22 AE17 AF17 AF21 AE21 AF23 AE23 AJ26 AG26 AE22 AG23 AH25 AF25 AJ28 AJ29 AF29 AE26 AJ27 AH27 AG29 AF27 E29 E28 D27 C27 G26 F27 C28 E27 F25 E25 E23 D23 E26 C26 G23 F23 E22 E21 F17 G17 G22 F21 G18 E17 G16 E15 G13 H13 H17 E16 E14 G14 MEM_MA_DATA63 MEM_MA_DATA62 MEM_MA_DATA61 MEM_MA_DATA60 MEM_MA_DATA59 MEM_MA_DATA58 MEM_MA_DATA57 MEM_MA_DATA56 MEM_MA_DATA55 MEM_MA_DATA54 MEM_MA_DATA53 MEM_MA_DATA52 MEM_MA_DATA51 MEM_MA_DATA50 MEM_MA_DATA49 MEM_MA_DATA48 MEM_MA_DATA47 MEM_MA_DATA46 MEM_MA_DATA45 MEM_MA_DATA44 MEM_MA_DATA43 MEM_MA_DATA42 MEM_MA_DATA41 MEM_MA_DATA40 MEM_MA_DATA39 MEM_MA_DATA38 MEM_MA_DATA37 MEM_MA_DATA36 MEM_MA_DATA35 MEM_MA_DATA34 MEM_MA_DATA33 MEM_MA_DATA32 MEM_MA_DATA31 MEM_MA_DATA30 MEM_MA_DATA29 MEM_MA_DATA28 MEM_MA_DATA27 MEM_MA_DATA26 MEM_MA_DATA25 MEM_MA_DATA24 MEM_MA_DATA23 MEM_MA_DATA22 MEM_MA_DATA21 MEM_MA_DATA20 MEM_MA_DATA19 MEM_MA_DATA18 MEM_MA_DATA17 MEM_MA_DATA16 MEM_MA_DATA15 MEM_MA_DATA14 MEM_MA_DATA13 MEM_MA_DATA12 MEM_MA_DATA11 MEM_MA_DATA10 MEM_MA_DATA9 MEM_MA_DATA8 MEM_MA_DATA7 MEM_MA_DATA6 MEM_MA_DATA5 MEM_MA_DATA4 MEM_MA_DATA3 MEM_MA_DATA2 MEM_MA_DATA1 MEM_MA_DATA0 MA_DQS_H(8) MA_DQS_L(8) J28 J27 MEM_MA_DQS_H8 MEM_MA_DQS_L8 MA_DM(8) J25 MEM_MA_DM8 MA_CHECK(7) MA_CHECK(6) MA_CHECK(5) MA_CHECK(4) MA_CHECK(3) MA_CHECK(2) MA_CHECK(1) MA_CHECK(0) K25 J26 G28 G27 L24 K27 H29 H27 MEM_MA_CHECK7 MEM_MA_CHECK6 MEM_MA_CHECK5 MEM_MA_CHECK4 MEM_MA_CHECK3 MEM_MA_CHECK2 MEM_MA_CHECK1 MEM_MA_CHECK0 MEM_MA_DATA[0 63] MEM_MA_DATA[0 63] 13,15 D C B MEM_MA_CHECK[7 0] MEM_MA_CHECK[7 0] 13,15 SOCKET_M2 940 SMD A A Title K8 CPU MEMORY-1 Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 CPU1C D C 14,16,17 MEM_MB_ADD[15 0] 14,16 MEM_MB_DQS_H[8 0] 14,16 MEM_MB_DQS_L[8 0] AJ19 AK19 A18 A19 U31 U30 MB0_CLK_H(2) MB0_CLK_L(2) MB0_CLK_H(1) MB0_CLK_L(1) MB0_CLK_H(0) MB0_CLK_L(0) 14,17 MEM_MB0_CS_L1 14,17 MEM_MB0_CS_L0 AE30 AC31 MB0_CS_L(1) MB0_CS_L(0) 14,17 MEM_MB0_ODT0 AD29 MB0_ODT(0) 12,16 MEM_MB1_CLK_H2 12,16 MEM_MB1_CLK_L2 12,16 MEM_MB1_CLK_H1 12,16 MEM_MB1_CLK_L1 12,16 MEM_MB1_CLK_H0 12,16 MEM_MB1_CLK_L0 AL19 AL18 C19 D19 W29 W28 MB1_CLK_H(2) MB1_CLK_L(2) MB1_CLK_H(1) MB1_CLK_L(1) MB1_CLK_H(0) MB1_CLK_L(0) 16,17 MEM_MB1_CS_L1 16,17 MEM_MB1_CS_L0 AE29 AB31 MB1_CS_L(1) MB1_CS_L(0) 16,17 MEM_MB1_ODT0 AD31 MB1_ODT(0) 14,16,17 MEM_MB_CAS_L 14,16,17 MEM_MB_WE_L 14,16,17 MEM_MB_RAS_L AC29 AC30 AB29 MB_CAS_L MB_WE_L MB_RAS_L 14,16,17 MEM_MB_BANK2 14,16,17 MEM_MB_BANK1 14,16,17 MEM_MB_BANK0 N31 AA31 AA28 MB_BANK(2) MB_BANK(1) MB_BANK(0) 16,17 MEM_MB_CKE1 14,17 MEM_MB_CKE0 MEM_MB_ADD[15 0] M31 M29 MEM_MB_DQS_H[8 0] MEM_MB_DQS_L[8 0] B 14,16 MEM_MB_DM[8 0] MEMORY INTERFACE B 12,14 MEM_MB0_CLK_H2 12,14 MEM_MB0_CLK_L2 12,14 MEM_MB0_CLK_H1 12,14 MEM_MB0_CLK_L1 12,14 MEM_MB0_CLK_H0 12,14 MEM_MB0_CLK_L0 MEM_MB_DM[8 0] MB_CKE(1) MB_CKE(0) MEM_MB_ADD15 MEM_MB_ADD14 MEM_MB_ADD13 MEM_MB_ADD12 MEM_MB_ADD11 MEM_MB_ADD10 MEM_MB_ADD9 MEM_MB_ADD8 MEM_MB_ADD7 MEM_MB_ADD6 MEM_MB_ADD5 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MB_ADD2 MEM_MB_ADD1 MEM_MB_ADD0 N28 N29 AE31 N30 P29 AA29 P31 R29 R28 R31 R30 T31 T29 U29 U28 AA30 MB_ADD(15) MB_ADD(14) MB_ADD(13) MB_ADD(12) MB_ADD(11) MB_ADD(10) MB_ADD(9) MB_ADD(8) MB_ADD(7) MB_ADD(6) MB_ADD(5) MB_ADD(4) MB_ADD(3) MB_ADD(2) MB_ADD(1) MB_ADD(0) MEM_MB_DQS_H7 MEM_MB_DQS_L7 MEM_MB_DQS_H6 MEM_MB_DQS_L6 MEM_MB_DQS_H5 MEM_MB_DQS_L5 MEM_MB_DQS_H4 MEM_MB_DQS_L4 MEM_MB_DQS_H3 MEM_MB_DQS_L3 MEM_MB_DQS_H2 MEM_MB_DQS_L2 MEM_MB_DQS_H1 MEM_MB_DQS_L1 MEM_MB_DQS_H0 MEM_MB_DQS_L0 AK13 AJ13 AK17 AJ17 AK23 AL23 AL28 AL29 D31 C31 C24 C23 D17 C17 C14 C13 MB_DQS_H(7) MB_DQS_L(7) MB_DQS_H(6) MB_DQS_L(6) MB_DQS_H(5) MB_DQS_L(5) MB_DQS_H(4) MB_DQS_L(4) MB_DQS_H(3) MB_DQS_L(3) MB_DQS_H(2) MB_DQS_L(2) MB_DQS_H(1) MB_DQS_L(1) MB_DQS_H(0) MB_DQS_L(0) MEM_MB_DM7 MEM_MB_DM6 MEM_MB_DM5 MEM_MB_DM4 MEM_MB_DM3 MEM_MB_DM2 MEM_MB_DM1 MEM_MB_DM0 AJ14 AH17 AJ23 AK29 C30 A23 B17 B13 MB_DM(7) MB_DM(6) MB_DM(5) MB_DM(4) MB_DM(3) MB_DM(2) MB_DM(1) MB_DM(0) MB_DATA(63) MB_DATA(62) MB_DATA(61) MB_DATA(60) MB_DATA(59) MB_DATA(58) MB_DATA(57) MB_DATA(56) MB_DATA(55) MB_DATA(54) MB_DATA(53) MB_DATA(52) MB_DATA(51) MB_DATA(50) MB_DATA(49) MB_DATA(48) MB_DATA(47) MB_DATA(46) MB_DATA(45) MB_DATA(44) MB_DATA(43) MB_DATA(42) MB_DATA(41) MB_DATA(40) MB_DATA(39) MB_DATA(38) MB_DATA(37) MB_DATA(36) MB_DATA(35) MB_DATA(34) MB_DATA(33) MB_DATA(32) MB_DATA(31) MB_DATA(30) MB_DATA(29) MB_DATA(28) MB_DATA(27) MB_DATA(26) MB_DATA(25) MB_DATA(24) MB_DATA(23) MB_DATA(22) MB_DATA(21) MB_DATA(20) MB_DATA(19) MB_DATA(18) MB_DATA(17) MB_DATA(16) MB_DATA(15) MB_DATA(14) MB_DATA(13) MB_DATA(12) MB_DATA(11) MB_DATA(10) MB_DATA(9) MB_DATA(8) MB_DATA(7) MB_DATA(6) MB_DATA(5) MB_DATA(4) MB_DATA(3) MB_DATA(2) MB_DATA(1) MB_DATA(0) AH13 AL13 AL15 AJ15 AF13 AG13 AL14 AK15 AL16 AL17 AK21 AL21 AH15 AJ16 AH19 AL20 AJ22 AL22 AL24 AK25 AJ21 AH21 AH23 AJ24 AL27 AK27 AH31 AG30 AL25 AL26 AJ30 AJ31 E31 E30 B27 A27 F29 F31 A29 A28 A25 A24 C22 D21 A26 B25 B23 A22 B21 A20 C16 D15 C21 A21 A17 A16 B15 A14 E13 F13 C15 A15 A13 D13 MEM_MB_DATA63 MEM_MB_DATA62 MEM_MB_DATA61 MEM_MB_DATA60 MEM_MB_DATA59 MEM_MB_DATA58 MEM_MB_DATA57 MEM_MB_DATA56 MEM_MB_DATA55 MEM_MB_DATA54 MEM_MB_DATA53 MEM_MB_DATA52 MEM_MB_DATA51 MEM_MB_DATA50 MEM_MB_DATA49 MEM_MB_DATA48 MEM_MB_DATA47 MEM_MB_DATA46 MEM_MB_DATA45 MEM_MB_DATA44 MEM_MB_DATA43 MEM_MB_DATA42 MEM_MB_DATA41 MEM_MB_DATA40 MEM_MB_DATA39 MEM_MB_DATA38 MEM_MB_DATA37 MEM_MB_DATA36 MEM_MB_DATA35 MEM_MB_DATA34 MEM_MB_DATA33 MEM_MB_DATA32 MEM_MB_DATA31 MEM_MB_DATA30 MEM_MB_DATA29 MEM_MB_DATA28 MEM_MB_DATA27 MEM_MB_DATA26 MEM_MB_DATA25 MEM_MB_DATA24 MEM_MB_DATA23 MEM_MB_DATA22 MEM_MB_DATA21 MEM_MB_DATA20 MEM_MB_DATA19 MEM_MB_DATA18 MEM_MB_DATA17 MEM_MB_DATA16 MEM_MB_DATA15 MEM_MB_DATA14 MEM_MB_DATA13 MEM_MB_DATA12 MEM_MB_DATA11 MEM_MB_DATA10 MEM_MB_DATA9 MEM_MB_DATA8 MEM_MB_DATA7 MEM_MB_DATA6 MEM_MB_DATA5 MEM_MB_DATA4 MEM_MB_DATA3 MEM_MB_DATA2 MEM_MB_DATA1 MEM_MB_DATA0 MB_DQS_H(8) MB_DQS_L(8) J31 J30 MEM_MB_DQS_H8 MEM_MB_DQS_L8 MB_DM(8) J29 MEM_MB_DM8 MB_CHECK(7) MB_CHECK(6) MB_CHECK(5) MB_CHECK(4) MB_CHECK(3) MB_CHECK(2) MB_CHECK(1) MB_CHECK(0) K29 K31 G30 G29 L29 L28 H31 G31 MEM_MB_CHECK7 MEM_MB_CHECK6 MEM_MB_CHECK5 MEM_MB_CHECK4 MEM_MB_CHECK3 MEM_MB_CHECK2 MEM_MB_CHECK1 MEM_MB_CHECK0 MEM_MB_DATA[0 63] MEM_MB_DATA[0 63] 14,16 D C B MEM_MB_CHECK[7 0] MEM_MB_CHECK[7 0] 14,16 A A Title K8 CPU MEMORY-2 Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet of 48 2 +1.2V_HT C9 D +V_CPU CPU1F +V_CPU CPU1G VDD1 C B A C10 0.1UF 16V Y5V 0402 10UF 10V 0805 Y5V A4 A6 AA8 AA10 AA12 AA14 AA16 AA18 AB7 AB9 AB11 AC4 AC5 AC8 AC10 AD2 AD3 AD7 AD9 AE10 AF7 AF9 AG4 AG5 AG7 AH2 AH3 B3 B5 B7 C2 C4 C6 C8 D3 D5 D7 D9 E4 E6 E8 E10 F5 F7 F9 F11 G6 G8 G10 G12 H7 H11 H23 J8 J12 J14 J16 J18 J20 J22 J24 K7 K9 K11 K13 K15 K17 K19 K21 K23 L4 L5 L8 L10 L12 Y17 Y19 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 VDD32 VDD33 VDD34 VDD35 VDD36 VDD37 VDD38 VDD39 VDD40 VDD41 VDD42 VDD43 VDD44 VDD45 VDD46 VDD47 VDD48 VDD49 VDD50 VDD51 VDD52 VDD53 VDD54 VDD55 VDD56 VDD57 VDD58 VDD59 VDD60 VDD61 VDD62 VDD63 VDD64 VDD65 VDD66 VDD67 VDD68 VDD69 VDD70 VDD71 VDD72 VDD73 VDD74 VDD75 VDD150 VDD151 +V_CPU CPU1H A3 A7 A9 A11 AA4 AA5 AA7 AA9 AA11 AA13 AA15 AA17 AA19 AA21 AA23 AB2 AB3 AB8 AB10 AB12 AB14 AB16 AB18 AB20 AB22 AC7 AC9 AC11 AC13 AC15 AC17 AC19 AC21 AC23 AD8 AD10 AD12 AD14 AD16 AD20 AD22 AD24 AE4 AE5 AE9 AE11 AF2 AF3 AF8 AF10 AF12 AF14 AF16 AF18 AF20 AF22 AF24 AF26 AF28 AG10 AG11 AH14 AH16 AH18 AH20 AH22 AH24 AH26 AH28 AH30 AK2 AK14 AK16 AK18 Y14 Y16 L14 L16 L18 M2 M3 M7 M9 M11 M13 M15 M17 M19 N8 N10 N12 N14 N16 N18 P7 P9 P11 P13 P15 P17 P19 R4 R5 R8 R10 R12 R14 R16 R18 R20 T2 T3 T7 T9 T11 T13 T15 T17 T19 T21 U8 U10 U12 U14 U16 U18 U20 V9 V11 V13 V15 V17 V19 V21 W4 W5 W8 W10 W12 W14 W16 W18 W20 Y2 Y3 Y7 Y9 Y11 Y13 Y15 Y21 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 VDD32 VDD33 VDD34 VDD35 VDD36 VDD37 VDD38 VDD39 VDD40 VDD41 VDD42 VDD43 VDD44 VDD45 VDD46 VDD47 VDD48 VDD49 VDD50 VDD51 VDD52 VDD53 VDD54 VDD55 VDD56 VDD57 VDD58 VDD59 VDD60 VDD61 VDD62 VDD63 VDD64 VDD65 VDD66 VDD67 VDD68 VDD69 VDD70 VDD71 VDD72 VDD73 VDD74 VDD75 +1.2V_HT CPU1I VDD3 VDD2 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS240 VSS241 D VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 AK20 AK22 AK24 AK26 AK28 AK30 AL5 B4 B9 B11 B14 B16 B18 B20 B22 B24 B26 B28 B30 C3 D14 D16 D18 D20 D22 D24 D26 D28 D30 E11 F4 F14 F16 F18 F20 F22 F24 F26 F28 F30 G9 G11 H8 H10 H12 H14 H16 H18 H22 H24 H26 H28 H30 J4 J5 J7 J9 J11 J13 J15 J17 J19 J21 J23 K2 K3 K8 K10 K12 K14 K16 K18 K20 K22 Y18 AA20 AA22 AB13 AB15 AB17 AB19 AB21 AB23 AC12 AC14 AC16 AC18 AC20 AC22 AD11 AD23 AE12 AF11 L20 L22 M21 M23 N20 N22 P21 P23 R22 T23 U22 V23 W22 Y23 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 VDD32 C11 VDDIO VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 N17 N19 N21 N23 P2 P3 P8 P10 P12 P14 P16 P18 P20 P22 R7 R9 R11 R13 R15 R17 R19 R21 R23 T8 T10 T12 T14 T16 T18 T20 T22 U4 U5 U7 U9 U11 U13 U15 U17 U19 U21 U23 V2 V3 V10 V12 V14 V16 V18 V20 V22 W9 W11 W13 W15 W17 W19 W21 W23 Y8 Y10 Y12 W7 Y20 Y22 +0.9V_SUS AJ4 AJ3 AJ2 AJ1 VLDT_A1 VLDT_A2 VLDT_A3 VLDT_A4 D12 C12 B12 A12 VTT1 VTT2 VTT3 VTT4 AB24 AB26 AB28 AB30 AC24 AD26 AD28 AD30 AF30 M24 M26 M28 M30 P24 P26 P28 P30 T24 T26 T28 T30 V25 V26 V28 V30 Y24 Y26 Y28 Y29 +1.8V_SUS VDDIO1 VDDIO2 VDDIO3 VDDIO4 VDDIO5 VDDIO6 VDDIO7 VDDIO8 VDDIO29 VDDIO9 VDDIO10 VDDIO11 VDDIO12 VDDIO13 VDDIO14 VDDIO15 VDDIO16 VDDIO17 VDDIO18 VDDIO19 VDDIO20 VDDIO21 VDDIO22 VDDIO23 VDDIO24 VDDIO25 VDDIO26 VDDIO27 VDDIO28 VLDT_B1 VLDT_B2 VLDT_B3 VLDT_B4 VTT5 VTT6 VTT7 VTT8 VTT9 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 H6 H5 H2 H1 AK12 AJ12 AH12 AG12 AL12 +0.9V_SUS K24 K26 K28 K30 L7 L9 L11 L13 L15 L17 L19 L21 L23 M8 M10 M12 M14 M16 M18 M20 M22 N4 N5 N7 N9 N11 N13 N15 C A K8 CPU POWER Size Document Number Custom Date: 10UF 10V 0805 Y5V B Title Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 10 of 48 for EMI V0.90 AR1 22 0402 ACT1 AC1 10P 50V NPO 0402 ACT2 + 25 AZ_SYNC 25 AZ_SDATA_OUT 25 ACZ_SDATA_IN2 25 AZ_BIT_CLK 0.1UF 16V Y5V 0402 100UF 16V 5X11 2mm LINEOUT_L + CONNECT TO SB 25,28 AZ_RST# EC2 +5V 100UF 16V 5X11 2mm LINEOUT_R LINEOUT_L 35 LINEOUT_R 35 AU1 0.1UF 16V Y5V 0402 35 LINE2_L LINE2_L AR2 75 0402 ACT3 LINE2_R AR3 75 0402 ACT4 + EC3 +5V 100UF 16V 5X11 2mm D for EMI CD_L CD_GND CD_R 35 MIC2_L 35 MIC2_R 35 FRONT_JD 35 MIC1_JD 35 LINE1_JD AR5 AR7 AR8 FRONT_JD MIC1_JD LINE1_JD 25,35 FPAUD_PRESENCE# MIC2_L MIC2_R 5.1K 1% 0402 20K 1% 0402 10K 1% 0402 + 35 LINE2_R 100UF 16V 5X11 2mm PORT-E-L PORT-E-R AC6 1UF 10V Y5V AC7 1UF 10V Y5V AC8 1UF 10V Y5V PORT-F-L AC9 10UF 10V 0805 Y5V PORT-F-R AC10 10UF 10V 0805 Y5V SENSE_A AZ_GPIO0 FPAUD_PRESENCE# AR9 0402 /NI +3.3V AR10 4.7K 0402 /NI 11 10 14 15 18 19 20 16 17 13 37 45 46 12 26 42 RESET# (I) FRONT_OUT_L (B) FRONT_OUT_R (B) SYNC (I) SDOUT (I) LINE_IN1_L (B) SDIN (O) LINE_IN1_R (B) BITCLK (I) MIC1_L (B) LINE_IN2_L (B) MIC1_R (B) LINE_IN2_R (B) CENTER_OUT (O) CD_L (I) LFE_OUT (O) CD_GND (I) SURR_L (B) CD_R (I) SURR_R (B) MIC2_L (B) SENSE_B (I) MIC2_R (B) DCVOL (I) SENSE_A (I) JDREF LINE1_VREFO_R (O) SPDIFO (O) SIDESURR_L (O) SPDIFI/EAPD (B) SIDESURR_R (O) VREF (O) PC_BEEP (I) MIC1_VREFO_L (O) GPIO0 (B) LINE1_VREFO-L (O) GPIO1 (B) MIC2_VREFO (O) GND1 (P) LINE2_VREFO (O) GND2 (P) MIC1_VREFO_R (O) VCC3_1 (P) VCC3_2 (P) AGND1 (P) AVCC_1 (P) AGND2 (P) AVCC_2 (P) PORT-D-L PORT-D-R PORT-C-L PORT-C-R PORT-B-L PORT-B-R 35 36 23 24 21 22 43 44 39 41 34 33 40 48 47 27 28 29 30 31 32 25 38 AC2 AC3 AC4 AC5 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V 10UF 10V 0805 Y5V JDREF SPDIFO LINE1_L LINE1_R MIC1_L MIC1_R AR4 0402 AR6 20K 1% 0402 LINE1_L 35 LINE1_R 35 MIC1_L 35 MIC1_R 35 D FRONT_IO_SENSE 35 GND_AUD SPDIFO 35 GND_AUD AC11 10UF 10V 0805 Y5V MIC1_VREFO MIC1_VREFO_L 35 MIC2_VREFO LINE2_VREFO MIC1_VREFO_R VCC3_L MIC1_VREFO_R 35 AL1 BEAD 60 0805 1A AC12 1UF 10V Y5V +5VA AC13 1UF 10V Y5V +3.3V ALC662 LQFP48 AC14 1UF 10V Y5V /NI GND_AUD CENBAS LINE-IN AC15 1UF 10V Y5V +5V 35,38 GND_AUD EC13 0.1UF 16V Y5V 0402 C MIC1 AR11 AR12 K 7.1 Speaker Configuration AQ2 BAT54A SOT23 A AQ1 BAT54A SOT23 K SIDE AR13 2.2K 0402 C V6.0 EMI KA KA LINE-OUT MIC2_VREFO IO_GND 0805 GND_AUD A SURR LINE2_VREFO AR14 AR15 2.2K 0402 2.2K 0402 AC16 1000P 50V X7R 0402 /NI 2.2K 0402 GND_AUD LINE2-L LINE2-R LINE2_L 35 LINE2_R 35 35 MIC2_R 35 MIC2_L MIC2_R MIC2_L CD_IN B B JCDIN1 WAFER 1X4 BLACK ARN1 CD_R CD_GND CD_L 47K 8P4R ARN2 47K 8P4R GND_AUD A A Configuration PORT-A PORT-B PORT-C PORT-D PORT-F PORT-G Function SURR MIC1 LINE1 LINEOUT LINE2 PORT-E MIC2 CEN/LFE SIDE Location Rear Rear Rear Rear Front Rear Rear Front PORT-H Title CODEC ALC 662 Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 34 of 48 +5V AR16 10K 0402 JAUDIOF1 MIC2_L MIC2_R LINE2_R AR17 20K 1% 0402 FRONT_IO_SENSE LINE2_L 10 39.2K 1% 0402AR18 PORT-E 34 MIC2_L 34 MIC2_R 34 LINE2_R 34 FRONT_IO_SENSE 34 LINE2_L Rear Panel Onboard Analog I/O D GND_AUD ER1 32 33 34 35 LINE1_JD 0402 FPAUD_PRESENCE# 25,34 0: INTEL HD AUDIO DONGLE CONNECTED HEADER 2X5 NON_PIN8 PORT-F 34 LINE1_JD EMI CONNECT TO SB GND_AUD 1: INTEL HD AUDIO DONGLE UNCONNECTED D JAUDIO1D AUDIO ANALOG POWER AUDIO JACK 3HD PORT-C 34 LINE1_L LINE1_L AL2 BEAD 60 0805 1A LINE1_R AL3 BEAD 60 0805 1A BLUE JACK +12V +5VA 34 LINE1_R AC19 100P 50V NPO 0402 R1 AQ3 I O A AZ1117H-ADJ SOT-223 22 23 24 25 C 34 LINEOUT_L 34 LINEOUT_R LINEOUT_L AL4 BEAD 60 0805 1A LINEOUT_R AL5 BEAD 60 0805 1A AC20 1UF 10V Y5V + 34 FRONT_JD FRONT_JD AR19 130 1% 0402 AC18 100P 50V NPO 0402 JAUDIO1C R2 ACT5 100UF 16V 5X11 2mm AR20 390 1% 0402 GND_AUD 34,38 AUDIO JACK 3HD C Vout=Vref (1.25V) X ( 1+R2/R1 ) =5V PORT-D GREEN JACK +5V 34 MIC1_JD AC21 AC22 100P 50V NPO 0402 100P 50V NPO 0402 34 MIC1_VREFO_R MIC1_VREFO_R AR21 2.2K 0402 MIC1_JD 34 MIC1_VREFO_L MIC1_VREFO_L 34 MIC1_L 34 MIC1_R AR22 2.2K 0402 MIC1_L AL7 BEAD 60 0805 1A SPDIF OUT AL6 JAUDIO1B AC23 1UF 16V 0805 Y5V JSPDIF_OUT1 SPDIFO 34 WAFER 1X3 BLACK AUDIO JACK 3HD PORT-B BEAD 60 0805 1A PINK JACK MIC1_R AL8 BEAD 60 0805 1A EC4 0402 JAUDIO1A AC24 AC25 100P 50V NPO 0402 100P 50V NPO 0402 B GND_AUD G2 34,38 GND_AUD G1 B G1 G2 GND_AUD LINEOUT_L B2 B1 CM1293 A1 A2 + MIC1_R +5V G5 G4 G4 V6.2 AQ6 LINEOUT_R G3 G3 GND GND_AUD V6.0 EMI H1 AUDIO JACK 3HD MIC1_L CM1293 SOT23-6 Place near Audio conn GND_AUD LINE2_L A B2 B1 CM1293 A1 A2 + AQ7 LINE2_R MIC2_R +5V MIC2_L A CM1293 SOT23-6 Place near JAUDIOF1 Title AUDIO CONNECTOR Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 35 of 48 Check list IT8718F PIN(28,48) VIDO6 &VIDO7 need pull high PIN (119,127)RI1&RI2 need pull high R197 R198 R199 +5V Use GPIO need pull high 4.7K 39 DCD1# 39 RI1# 39 CTS1# 39 DTR1# 39 RTS1# 39 DSR1# 39 SOUTA 39 SINA IT8718F/CX pin 28 & pin 48 default 為VIDO6 & VIDO7 不要當GPIO使用 GPIO use:IT8712F/KX, /IT8716,IT8718F ALL GPIO need pull high ,pure Open Drian(pull 1.2V or 3.3V or 5V 皆可),不會有 10-20 ns 自己pull high 4.7K 0402 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 R201 +5V 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 4.7K 8P4R GP35: To generate an event for the function THERMAL SHUTDOWN 37 FAN1 37 FAN_CTL1 37 FAN2 To CK8-04 37 FAN_CTL3 26 TALERT# C 0V_VCORE1 0V_VCORE2 OV_LDTV0 OV_LDTV1 41 OV_CHIP1 41 OV_CHIP0 41 VDIMM2 41 VDIMM1 41 VDIMM0 4.7K 0402 +5V R499 10K 0402 R500 10K 0402 +3.3V R212 R213 4.7K 0402 GP14 R214 23,43 CLK_RST# 23 DOC_0 23 DOC_1 0402 /NI +5V A_RST# LDRQ#0 21,24 A_RST# 24 LDRQ#0 +3.3V R217 3K 0402 GP14 R218 DTR2#/JP4 RTS2#/JP5 DSR2#/GP64 VCC SOUT2/JP6 SIN2/GP63 FAN_TAC1 FAN_CTL1 FAN_TAC2/GP52 FAN_CTL2/GP51 FAN_TAC3/GP37 FAN_CTL3/GP36 VID5/GP35 VID4/GP34 GNDD VID3/GP33 VID2/GP32 VID1/GP31 VID0/GP30 VIDO5/GP27 VIDO4/GP26 VIDO3/FAN_TAC4/GP25 VIDO2/FAN_TAC5/GP24 GP23/SI GP22/SCK VIDO1/GP21 VIDO0/GP20 VIDO6/GP17 GP16/SO RESETCON#/CIRTX/CE_N PCIRST1#/GP14 PWROK1/GP13 PCIRST2#/GP12 PCIRST3#/GP11 VCC VIDVCC LRESET# LDRQ# IT8718F SERIRQ LFRAME# LAD0 LAD1 LAD2 LAD3 KRST#/GP62 GA20/JP7 PCICLK VIDO7/GP50 CLKIN GNDD DENSEL# MTRA# SST/AMDSI_D/MTRB# DRVA# PECI/AMDSI_C/DRVB# WDATA# DIR# STEP# HDSEL# WGATE# RDATA# TRK0# INDEX# WPT# CTS2#/GP65 RI2#/GP66 DCD2#/GP67 SIN1 SOUT1/JP3 DSR1# RTS1#/JP2 DTR1#/JP1 CTS1# RI1# DCD1# GNDD PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 STB# AFD# ERR# INIT# SLIN# ACK# RN38 3K 0402 /NI U8 BUSY PE SLCT AVCC VIN0 VIN1 VIN2 VIN3/ATXPG VIN4 VIN5/VID7 VIN6/VID6 VIN7/PCIRSTIN# VREF TMPIN1 TMPIN2 TMPIN3 GNDA(D-) RSMRST#/ CIRRX/GP55 PCIRST4#/GP10 MCLK/GP56 MDAT/GP57 KCLK/GP60 KDAT/GP61 GP40 PWROK2/GP41 SUSC#/GP53 PSON#/GP42 PANSWH#/GP43 GNDD PME#/GP54 PWRON#/GP44 SUSB# GP46/IRRX VBAT COPEN# VCCH IRTX/GP47 DSKCHG# B 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 C396 0.1UF 16V Y5V 0402 PDR7 39 PDR6 39 PDR5 39 PDR4 39 PDR3 39 PDR2 39 PDR1 39 PDR0 39 STROBEJ 39 ALFJ 39 ERRORJ 39 PARINITJ 39 SLCTINJ 39 ACKJ 39 BUSY 39 PE 39 SLCTJ 39 R6 +5V 41 41 41 41 +5V PDR7 PDR6 PDR5 PDR4 PDR3 PDR2 PDR1 PDR0 R8 Pin78 & Pin 30 & Pin 71 不要拿來當GPIO D 4.7K 0402 4.7K 0402 4.7K 0402 NO USE FUNCTION ADD R4 R5 >10K VREF 37 8712 : R1 >0 0805 8712 : C1 >1UF /NI C398 10UF 10V 0805 Y5V BEAD 60 0805 1A +5V 37 37 37 37 37 37 37 37 24 LPC_AD0 24 LPC_AD1 24 LPC_AD2 24 LPC_AD3 25 KRST#_SB 25 KA20M#_SB 24 PCI_CLK0 +3.3V R381 PCIE_RST# 4.7K 0402 /NI SERIRQ 0402 /NI R226 22 0402 CPU_THERMDA CPU_THERMDC C1 R204 0402 R1 C400 C399 3900P 50V X7R 0402 3900P 50V X7R 0402 R206 0402 C2 FB4 BEAD 60 0805 1A A 8716 >C2 >ADD 2200P 8712 >C2 >ADD 3900P C THERMDC 37 +5V_DUAL MCLK 38 MDAT 38 KCLK 38 KDAT 38 LPC_SMI# 25 LPC_SMI# R210 4.7K 0402 R504 4.7K 0402 ACPI_LED 40 To Power Supplier IO_PME_ IO_POUT PS_ON_ 40 R215 4.7K 0402 +5V_STBY R216 1M 0402 +3.3V_VBAT 24 C401 1UF 10V Y5V R221 From Power Button 33 0402 PWRBTN* 40 GP54: To generate an event for the function SLEEP BUTTON, POWER ON BY KB/MOUSE,RING-IN 10 0805 +5V_DUAL C402 1UF 10V Y5V B LPC_PME# 25 LPC_FRAME* +3.3V_DUAL LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3 KRST#_SB KA20M#_SB PCI_CLKSIO 100UF 16V 5X11 2mm R209 1K 0402 R222 C403 FDSKCHG- 38 FWP- 38 FINDEX- 38 FTRAK0- 38 FRDATA- 38 FWEN- 38 FHEAD- 38 FSTEP- 38 FDIR- 38 FWD- 38 FDSB- 38 FDSA- 38 FMOB- 38 FMOA- 38 FRWC- 38 10K 1% 0402 10K 1% 0402 PCIE_RST# 30 LAN_RST# 47 23 CLK_48M_SIO CLK_48M_SIO A To SB 33 0402 SB_PWRON# 25 470P 50V X7R 0402 /NI From SB SLP_S3# 25,43 +5V C417 0.1UF 16V Y5V 0402 /NI CLK_48M_SIO FOR EMI A Title SUPER I/O ITE 8718 Size Document Number Custom Date: To POWER LED circuit IO_PWIN CT8 R223 R225 R224 NB_THRMDA 21 NB_THRMDC 21 R203 30K 1% 0402 /NI THERMDA 37 + +3.3V A_RST# R7 R202 30K 1% 0402 /NI IT8718FHX 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 24 LPC_FRAME* C397 1UF 10V Y5V VIN0 VIN1 VIN2 VIN3 VIN4 VIN5 VIN6 VIN7 R220 24 SERIRQ Routed by differential R4 R5 8716 >R7 >30K /NI 8712 >R7 >ADD 30K 8716 : R1 >BEAD 60 0805 1A 8716 : C1 >1UF R205 VIN0 VIN1 VIN2 VIN3 VIN4 VIN5 VIN6 VIN7 VREF D From CPU Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 36 of 48 Temperature Sensing Voltage Sensing +V_CPU +1.1V +3.3V +5V +1.8V_SUS +1.2V_HT +5V_DUAL +12V D D R227 THERMDA 36 36 36 36 36 36 36 36 THERMDA 36 RT1 10K 2.5MM 5% 10MW GREEN C562 0.1UF 16V Y5V 0402 THERMDC VIN0 VIN1 VIN2 VIN3 VIN4 VIN5 VIN6 VIN7 THERMDC 36 R231 R232 R233 R234 6.8K 0402 R230 R229 6.8K 0402 51 1% 0402 10K 1% 0402 30K 1% 0402 51 1% 0402 R238 10K 0402 /NI R236 R237 10K 1% 0402 R228 10K 1% 0402 R482 10K 1% 0402 10K 1% 0402 10K 1% 0402 36 VREF R239 A A A R240 10K 1% 0402 R241 A 56K 0402 /NI 56K 0402 /NI A 36 VREF FOR 091 C C +5V C405 C406 C407 C408 C409 C410 0.1UF 16V Y5V 0402 R242 4.7K 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 A 36 FAN_CTL3 R243 100 1% 0402 CPU +12V hardware monitor +12V +5V 1K 1% 0402 R1 E R245 R244 4.7K 0402 Q30B BCP69 SOT-223 +12V C 36 FAN_CTL1 R247 4.7K 0402 JCFAN1 B + 11 CT10 4 R246 15K 0402 + R250 470 0402 U9A LM324 SO14 R249 27K 0402 FAN1 36 R2 B CT9 + 100UF 16V 5X11 2mm R251 22K 0402 WAFER 1X4 2.54MM mil 60歐姆 測試點 R3 R248 36K 1% 0402 100UF 16V 5X11 2mm +5V JP1 R1->10K 1% R2 >1K 1% R3 >/NI NC1 R1-> /NI ADD R2 >27K R3 >22K R252 22K 0402 HEADER 1X2 D 150 /NI JP2 NC2 HEADER 1X2 D 150 /NI +5V KA +12V KA SYSTEM K A K R258 10K 1% 0402 A D5 BAV99 SOT23 A D4 BAV99 SOT23 A JSFAN1 WAFER 1X3 R259 1K 1% 0402 +5V FAN2 36 +12V + Title CT12 100UF 16V 5X11 2mm /NI HW MONITOR/FAN CONTROL Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 37 of 48 +5V FDD R261 150 0402 150 8P4R 2 10 12 14 16 18 20 22 24 26 28 30 32 34 FRWCC411 0.1UF 16V Y5V 0402 /NI FINDEXFMOAFDSBFDSAFMOBFDIRFSTEPFWDFWENFTRAK0FWPFRDATAFHEADFDSKCHG- Q76 FRWC- 36 FB_MDAT FINDEX- 36 FMOA- 36 FDSB- 36 FDSA- 36 FMOB- 36 FDIR- 36 FSTEP- 36 FWD- 36 FWEN- 36 FTRAK0- 36 FWP- 36 FRDATA- 36 FHEAD- 36 FDSKCHG- 36 FB_MCLK IO_GND FB_KCLK USB5V_LAN PWR_KBMS PWR_KBMS FB_KDAT FB5 CM1293 SOT23-6 36 KDAT 36 KCLK 36 MDAT KDAT BEAD 60 0805 1A C412 0.1UF 16V Y5V 0402 RN42 2.2K 8P4R JKBMS1 FOR EMI MINI DIN CONN PC99 FB6 FB_KDAT 10 11 12 BEAD 60 0805 1A KCLK FB7 MDAT FB8 FB_KCLK BEAD 60 0805 1A FB_MDAT BEAD 60 0805 1A C 36 MCLK MCLK FB9 FB_MCLK BEAD 60 0805 1A KEYBOARD & MOUSE C413 C414 C415 C416 22P 50V NPO 0402 22P 50V NPO 0402 22P 50V NPO 0402 FOR EMI 22P 50V NPO 0402 C MTH'S G1 G2 G3 G4 G5 BOX 2X17 N5 T FDD1 11 13 15 17 19 21 23 25 27 29 31 33 D RN41 B2 B1 CM1293 A1 A2 + D Data Switch solution REF3 PAD200-8 /NI REF8 PAD200-8 /NI REF10 PAD200-8 /NI B 8 A A REF9 PAD200-8 /NI 9 REF2 PAD200-8 /NI B REF1 PAD200-8 /NI GND_AUD 34,35 Title FDD / PS2 CONN Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 38 of 48 +3.3V_STBY D D D6 1N4148 SMD -XRI1 COM1 +5V +12V RN44 10K 8P4R V+ RIN1 RIN2 RIN3 DOUT1 DOUT2 RIN4 DOUT3 RIN5 V- 10 RIN1 RIN2 RIN3 DOUT1 DOUT2 RIN4 DOUT3 -XRI1 C418 C419 C420 C421 C422 C423 C424 C425 ST75185CTR TSSOP -12V 25 EXT_EVNT0# C 36 DCD1# 36 DSR1# 36 SINA 36 RTS1# 36 SOUTA 36 CTS1# 36 DTR1# 36 RI1# VCC ROUT1 ROUT2 ROUT3 DIN1 DIN2 ROUT4 DIN3 ROUT5 GND B E 20 19 18 17 16 15 14 13 12 11 U10 Q32 2N3904 SOT23 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI 220P 50V X7R 0402 /NI WAKE ON LAN C C RIN1 DOUT2 DOUT1 -XRI1 JCOM1 10 RIN3 DOUT3 RIN2 RIN4 HEADER 2X5 N10 G COM PORT PIN ASSIGNMENT COM PORT PDR0 PDR1 PDR2 PDR3 RN49 2.2K 8P4R P_PRD4 P_PRD5 P_PRD6 P_PRD7 FOR EMI near R265 R264 2.2K 0402 R265 RN51 22 8P4R P_PRD0 P_PRD1 P_PRD2 P_PRD3 36 ERRORJ EC10 1000P 50V X7R 0402 IO_GND IO_GND JPRNT1 P_PRD5 -STB P_PRD0 P_PRD1 P_PRD2 P_PRD3 P_PRD4 P_PRD5 P_PRD6 P_PRD7 ACKJ BUSY PE SLCTJ P_PRD6 P_PRD7 A 36 BUSY 36 PE 36 SLCTJ 0805 -STB AFD P_PRD0 ERRORJ P_PRD1 -INIT P_PRD2 -SLIN P_PRD3 P_PRD4 36 ACKJ 0805 RN50 2.2K 8P4R R266 B +5V C426 0.1UF 16V Y5V 0402 /NI FOR EMI RN48 2.2K 8P4R PDR0 PDR1 PDR2 PDR3 RN47 2.2K 8P4R D7 SS12/5817 SMA 36 36 36 36 PDR4 PDR5 PDR6 PDR7 RN46 22 8P4R AFD -STB -INIT -SLIN PDR4 PDR5 PDR6 PDR7 RN45 22 8P4R 36 36 36 36 ALFJ STROBEJ PARINITJ SLCTINJ B 36 ALFJ 36 STROBEJ 36 PARINITJ 36 SLCTINJ K A +5V ACKJ BUSY PE SLCTJ 11 13 15 17 19 21 23 25 10 12 14 16 18 20 22 24 AFD ERRORJ -INIT -SLIN A HEADER 2X13 N26 Title COM & PRINTER CONNECTOR Size Document Number Custom Date: A78GA-M2T Tuesday, February 03, 2009 Sheet Rev 6.4 39 of 48 +5V_STBY +5V -12V +3.3V R267 10K 0402 D 36 PS_ON_ C444 +5V EC6 0.1UF 16V Y5V 0402 FOR EMI 1000P 50V X7R 0402 NEAR ATXPWR +3.3V +5V +5V_STBY JATXPWR1 +12V LED_D2 LED_D1 MESSAGE 13 3.3V 3.3V OFF OFF ABNORMAL 14 -12V 3.3V OFF ON MEMORY ERROR 15 GND GND ON OFF VGA ERROR 16 PSON 5V ON ON NORMAL 17 GND GND 18 GND 5V 19 GND GND 20 NC POK 21 5V 5VSB 22 5V 12V 10 23 5V 12V 11 24 GND DET 12 +5V D R268 330 0402 R269 0402 PWRGD_PS PWRGD_PS 43,45 POWER CONN ATX 24P C C C SPK_DAT R272 SPKR 10K 0402 SPK1 E 25 SPKR B Q33 2N3904 SOT23 +3.3V RN54 100 8P4R B 32 P_HDLED* D8 26 SATA_ACT# D9 K A 1N4148 SMD K A SPK_VCC CRNT_LMT_HDDLED1 HDD_LED- 1N4148 SMD Q35 2N3906 SOT23 JPANEL1 10 R277 330 0402 PWR_LED+ PWR_LED+ PWR_LED- BASE_PNP_TR Q34 PWRBTN* 36 HEADER 2X8 N_P11 /NI C551 0.1UF 16V Y5V 0402 B PWR_LED- 12 13 14 15 16 C445 0.1UF 16V Y5V 0402 ACPI_LED 36 E LED_R C 2N3904 SOT23 BASE_NPN_TR SIO Pin77 RN55 C 10K 0402 B R518 +5V_DUAL +5V E 10K 0402 R517 2.2K 8P4R R273 56 0402 +1.8V_SUS +3.3V_DUAL DDR_VDD R506 1K 0402 25,43 MASTER_RST# R276 B 33 0402 A A Title ATX PWR / FRONT PANEL Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 40 of 48 D D 7,44 K8_VID5 7,44 K8_VID4 VID_OUT5 7,44 VID_OUT4 7,44 7,44 7,44 7,44 7,44 VID_OUT3 VID_OUT2 VID_OUT1 VID_OUT0 K8_VID3 K8_VID2 K8_VID1 K8_VID0 36 OV_CHIP0 R284 845 1% 0402 36 OV_CHIP1 R285 442 1% 0402 36 VDIMM0 R286 2.94K 1% 0402 36 VDIMM1 R287 1.47K 1% 0402 R288 732 1% 0402 7,44 7,44 7,44 7,44 OV_CHIP 46 C +1.1V OV_CHIP1 OV_CHIP0 +1.15V +1.25V +1.35V +1.45V 1 1 0 C V61 36 VDIMM2 +1.8VDIMM_FB 45 DUAL +3.3V +3.3V B C450 0.1UF 50V 0805 Y5V /NI 36 OV_LDTV0 R438 36 OV_LDTV1 R439 240 1% 0402 V61 R386 1.27K 1% 0402 36 0V_VCORE2 R387 649 1% 0402 VDIMM0 VDIMM1 VDIMM2 Default 1.95V 1 2.05V 1 2.15V 1 2.25V 0 2.35V 1 2.45V 2.55V 0 2.65V 0 1.2V_HT OVLDT 46 121 1% 0402 36 0V_VCORE1 +1.8VDIMM_FB 0V_VCORE 44 OV_LDT1 Default 1.2V 1 1.3V 1.4V 1.5V 0 0V_VCORE A OV_LDT0 B OV_VCORE1 OV_LDT1 A Default V_CPU 1 +0.1V +0.2V Title +0.3V 0 Size Document Number Custom OVER VOLTAGE Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 41 of 48 Q77 JUSBV2 +5V B2 B1 CM1293 A1 A2 + USBN8 HEADER 1X3 +5V_DUAL USBP8 USBN9 USBPWR_FNTPNL1_2 USBP9 CM1293 SOT23-6 V61 FS4 POLY FUSE 2.0A USBP4 R290 0805 /NI R291 27K 0402 C452 470P 50V X7R 0402 /NI USBPWR_FNTPNL1_2 USB_OCP234# USBPWR_FNTPNL1_2 USB_OCP234# 25 C451 USBN5 FRONT PANEL USB CT14 1000UF 6.3V 8X12 R294 51K 0402 470P 50V X7R 0402 /NI USBP5 B2 B1 CM1293 A1 A2 + THERM FRONT PANEL USB USBPWR_FNTPNL1_2 Q78 USBN4 D 12 D JUSB2 CM1293 SOT23-6 25 USBN8 25 USBP8 USBN8 USBP8 JUSB3 25 USBN4 25 USBP4 USBN4 USBP4 C 10 USBN5 USBP5 USBN5 25 USBP5 25 10 USBN9 USBP9 USBN9 25 USBP9 25 HEADER 2X5 N9 T C HEADER 2X5 N9 T B B FRONT PANEL USB USBPWR_FNTPNL1_2 C462 470P 50V X7R 0402 /NI JUSB4 25 USBN6 25 USBP6 USBN6 USBP6 10 USBN7 USBP7 USBN7 25 USBP7 25 HEADER 2X5 N9 T A A Q80 USBP6 USBN7 B2 B1 CM1293 A1 A2 + USBN6 USBPWR_FNTPNL1_2 Title CM1293 SOT23-6 FRONT USB USBP7 Size B Document Number Date: Tuesday, February 03, 2009 Rev 6.4 A78GA-M2T Sheet 42 of 48 RS780 POWER GOOD CIRCUIT +5V_DUAL +3.3V_DUAL SB700 POWER GOOD CIRCUIT ATHLON64 POWER GOOD & ENABLES CIRCUIT D R514 4.7K 0402 /NI D 25,46 VCCNB_PWRGD 25 S3_STATE BAT54C SOT23 AQ4 K RN56 10K 8P4R Q39 Q40 R297 40,45 PWRGD_PS B 10K 0402 C B 2N3904 SOT23 E SB_PWRGD 25,46 ASIC8M_VDIMM_DUAL_EN 45 B 40,45 PWRGD_PS K 25,36 SLP_S3# A 2N3904 SOT23 E KA AQ5 C BAT54A SOT23 R300 10K 0402 C532 1UF 16V 0805 Y5V R379 B 23,36 CLK_RST# 10K 0402 Q68 2N3904 SOT23 B 4.7K 0402 Q69 2N3904 SOT23 B S C R303 PWM_CTRL 44 C C Q71 2N7002 SOT23 G R377 1K 0402 R378 10K 0402 R380 4.7K 0402 R301 10K 0402 D +5V C MASTER_RST# 25,40 +5V +1.8V_SUS NB_PWRGD 21 C 2N3904 SOT23 E +5V 0402 /NI A Q41 C R515 KA MASTER_RST# C546 1UF 16V 0805 Y5V E Q43 2N3904 SOT23 E E B B A A Title PWR GD / MISC POWER Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 43 of 48 +5V +5V VIN +12V +V_CPU PC15 470P 50V X7R 0402 /NI C PR18 750 1% 0402 /NI 16 ISEN1+ ISEN1- 35 34 COMP FB IDROOP BOOT2 27 UGATE2 PHASE2 LGATE2 26 25 28 ISEN2+ ISEN2- 19 20 VDIFF 41 0V_VCORE 17 0402 RGND VIN ISEN1 PC10 0.1UF 16V X7R 0402 PC9 UG2 0.1UF 16V X7R 0402 PR19 200 1% 0402 IE2+ IE2PHASE2 8.2K 0402 PC16 0.1UF 16V X7R 0402 PR23 2.7 0805 +12V BOOT3 40 PC19 1UF 16V 0805 Y5V PC20 0.1UF 16V X7R 0402 UGATE3 PHASE3 LGATE3 39 38 41 PL2 NTD4809 TO252 OVPSEL/SDA ISEN3+ ISEN3- 44 43 PC17 0.1UF 16V X7R 0402 LG2 PR22 11 45 PR37 PR38 PR40 PC26 0402 0402 /NI REF FS SS/RST/A0 21 22 PWM4 24 EN_PH4 23 + V61 PR20 4.7 0805 0805 G C +12V_P G JATXPWR2 PQ7 PQ8 NTD85N02 TO252 PC18 1000P 50V X7R 0402 H1 H2 NTD85N02 TO252 POWER CONN ATX12V 2X2 PHASE2 VIN ISEN2 PQ9 200 1% 0402 PR32 UG3 PC24 0.1UF 16V X7R 0402 PC23 PR30 PR31 PC22 1UF 16V 0805 Y5V G 2.7 0805 10K 1% 0402 PL3 NTD4809 TO252 PH3 0.1UF 16V X7R 0402 INDUCTOR 1UH 28A D IE3- ISEN3 S IE3+ PR34 4.7 0805 LG3 V_6312 PR36 0805 G G PQ11 49 PR35 0402 /NI ISEN4+ ISEN4- 3300UF 6.3V 10X25X5 LR O /NI 820UF-S 2.5V 8X8 INDUCTOR 1UH 28A PQ12 S DRSEL/SCL GND + PCT17 PR26 2.7 0805 8.2K 0402 13,14,15,16,23,25 SDATA 3300UF 6.3V 10X25X5 LR O /NI 820UF-S 2.5V 8X8 PC13 1UF 16V 0805 Y5V G 2.7 0805 10K 1% 0402 ISEN2 OFS 13,14,15,16,23,25 SCLK + PCT5 PR16 PR17 3300UF 6.3V 10X25X5 LR O /NI 820UF-S 2.5V 8X8 ISEN1 PH2 PHASE3 12 PR33 0402 /NI PCT16 PQ5 0.1UF 16V X7R 0402 2.7 0805 PHASE1 + NTD85N02 TO252 PR29 PR28 100 1% 0402 /NI PR41 47K 0402 /NI B D PCT4 V_6312 PR29:-15mV offset PCT15 PC8 1000P 50V X7R 0402 PQ4 PR11 200 1% 0402 IE1+ IE1PHASE1 820UF-S 2.5V 8X8 NTD85N02 TO252 0.1UF 16V X7R 0402 42 PVCC3 PC21 PR24 100 1% 0402 /NI 0.01UF 50V X7R 0402 /NI PWM_OFSET 18 VSEN PCT3 + PQ3 3300UF 6.3V 10X25X5 LR O /NI PCT14 G D PR27 G D CPU_CORE_FB_ 100 0402 0805 2.7 0805 PR21 PR25 PR9 PR12 8.2K 0402 PR15 PC12 +V_CPU CPU_CORE_FB LG1 PC7 S 32 33 30 PR8 4.7 0805 PR10 D UGATE1 PHASE1 LGATE1 D 10 BOOT1 31 D 13 PC14 180P 50V NPO 040214 15 29 PCT2 S PR13 1K 0402 PVCC1_2 D VID_OUT5 VID_OUT4 VID_OUT3 VID_OUT2 VID_OUT1 VID_OUT0 PGOOD EN VID7 VID6 VID5 VID4 VID3 VID2 VID1 VID0 VRSEL 820UF-S 2.5V 8X8 D INDUCTOR 1UH 28A S 7 7 7 PC6 S 37 36 0.1UF 16V Y5V 0402 /NI 46 47 48 PR14 PC11 10K 0402 3900P 50V X7R 0402 46 VRM_PWRGD 43 PWM_CTRL PC5 1UF 16V 0805 Y5V 3300UF 6.3V 10X25X5 LR O /NI PCT13 NTD4809 TO252 PH1 PC4 1UF 16V 0805 Y5V PU1 ISL6322CR 1K 1% 0402 /NI S P1 PC3 0.1UF 16V Y5V 0402 VCC D PCT1 + PC1 1UF 16V 0805 Y5V PL1 G 2.7 0805 10K 1% 0402 S PR6 PR7 + UG1 + PR3 PC2 PR4 2.7 0805 1UF 10V Y5V 2.7 0805 + PR2 1K 1% 0402 V_6312 1K 1% 0402 S PR1 PR5 10K 1% 0402 PQ1 + D +V_CPU NTD85N02 TO252 NTD85N02 TO252 B PC25 1000P 50V X7R 0402 PHASE3 PR39 249K 1% 0402 150K 0402 0.01UF 25V X7R 0402 ISEN3 BOTTOM PAD CONNECT TO GND Through VIAs +12V_P PL4 INDUCTOR 1.0UH PCT7 + VIN PCT8 + PCT9 PCT10 + + PCT11 + PC27 1UF 16V 0805 Y5V A ISL6312CR FOR K8 940 POWER CKT PCT12 + 270UF-S 16V 8X11.5 /NI 270UF-S 16V 8X11.5 /NI 270UF-S 16V 8X11.5 /NI A 330UF-S 16V 10X12.5X5 LR O 330UF-S 16V 10X12.5X5 LR O 330UF-S 16V 10X12.5X5 LR O Title VCORE POWER SUPPLY Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 44 of 48 R307 0805 /NI D14 +5V_DUAL K +5V_STBY D1 R305 10 0805 A +12V C470 BOOT 15P 50V NPO 0402 /NI REFIN C471 UGATE R310 0.1UF 16V Y5V 0402 /NI 20K 0402 /NI PHASE VCC GND FB 0805 + C469 C468 1UF 10V Y5V 0.1UF 16V Y5V 0402 40,43 PWRGD_PS CT16 1000UF 10V 8X14X3.5 LR O RN57 PWRGD_PS 5V_GATE 5V_GATE# PWRGD_PS_ D +1.8V_SUS 4.7K 8P4R L8 INDUCTOR 1UH 27A 11X11 100K 0402 LGATE +12V R309 R3 Q48 R311 2.7 0805 CT19 + CT20 + CT21 + CT22 + R312 FP6321A SOP8 NTD4809 TO252 C472 4700P 50V X7R 0402 /NI CT17 1000UF 6.3V 8X12 /NI +5V_DUAL Q46 NTD4809 TO252 R308 2.7 0805 U12 R306 20K 0402 /NI D D11 SS12/5817 SMA L7 RH TYPE BEAD BAT54C SOT23 C467 1UF 16V 0805 Y5V K A + KA C473 1000P 50V X7R 0402 R313 R1 R314 360 1% 0402 C1 C474 0.1UF 16V Y5V 0402 /NI 42.2K 1% 0402 /NI R315 R2 30K 1% 0402 1000UF 6.3V 8X12 1000UF 6.3V 8X12 1000UF 6.3V 8X12 1000UF 6.3V 8X12 +1.8VDIMM_FB 41 +5V 接在一起用相同的GND VIA +5V_DUAL R505 4.7K 0402 5V_GATE 5V_GATE# G D D D Q49 2N7002 SOT23 C475 0.1UF 16V Y5V 0402 /NI C A K ASIC8M_VDIMM_DUAL_EN 43 S D13 SS12/5817 SMA +5V_STBY G Q50 SI2301BDS SOT23 /NI S PWRGD_PS_ uP6103 >ADD >R4,R1,REMOVE >R2,R3,C1,D1 RT9214 >REMOVE >R4,R1,ADD >R2,R3,C1,D1 S 4.7K 0402 WEAK P/D SITE ADDED IN CASE OF SEQUENCING PROBS R319 22K 0402 /NI Q45 NTD4863N TO252 Q47 2N7002 SOT23 R318 2 B E 2N3904 SOT23 G Q54 C559 0.1UF 16V Y5V 0402 D S C G D C1 B S G E R317 249 1% 0402 D R316 4.7K 0402 S Q53 2N3904 SOT23 G C +5V_DUAL CT23 100UF 16V 5X11 2mm Q51 SI2301BDS SOT23 /NI B B +1.8V_SUS VTT_MEM Vin +0.9V_SUS RN58 - Q55 A + VOUT A - Ref 2 + 1UF 16V 0805 Y5V /NI GND C476 VCTL VCTL +5V_DUAL 2.2K 8P4R CT25 FP6173A TO252 CT24 1000UF 6.3V 8X12 C477 0.1UF 16V Y5V 0402 100UF 16V 5X11 2mm Title MEMORY POWER Size Document Number Custom Date: Rev 6.4 A78GA-M2T Sheet Tuesday, February 03, 2009 45 of 48 +12V +5V R323 10 0805 NB/SB +1.1V/+1.2V POWER 1.1V @3A FOR RX780/RS780 NB CORE POWER 1.1V @8A FOR RX780/RS780 R320 2.7 0805 /NI + CT26 1000UF 6.3V 8X12 /NI L9 RH TYPE BEAD DA1 K A D RT9202NC/RT9214 uP6103 >ADD >RA1,RA2,REMOVE >RA3,RA4,CA1,DA1 RT9214 >REMOVE >RA1,RA2,ADD >RA3,RA4,CA1,DA1 RA3 R321 20K 0402 C478 D12 SS12/5817 SMA D VIN_5V RT9202/RT9214NC R322 15K 0402 /NI Q56 NTD4809 TO252 1UF 16V 0805 Y5V U13 1.1V COMP GND C482 R325 20K 0402 /NI 15P 50V NPO 0402 /NI VCC COLAY FB C483 4700P 50V X7R 0402 /NI BOOT UGATE PHASE R324 LGATE R327 + 0.1UF 25V Y5V C479 CT27 1UF 16V 0805 Y5V C480 1000UF 10V 8X14X3.5 LR O L10 NB 2.7 0805 INDUCTOR 1UH 27A 11X11 RA4 +1.1V @ 8A AMPS MAX R1 R328 + + Q57 CT28 CT29 2.7 0805 NTD4809 TO252 1000UF 6.3V 8X12 R329 R330 R331 110 1% 0402 100K 0402 CA1 42.2K 1% 0402 /NI C485 1000UF 6.3V 8X12 1000P 50V X7R 0402 RA2 FP6321A SOP8 0805 +1.1V C484 0.1UF 16V Y5V 0402 /NI D OV_CHIP 41 C R332 255 1% 0402 C486 1UF 16V 0805 Y5V /NI Q58 2N7002 SOT23 Vout=0.8(1+R1/R2) for FP6321 R1 , R2 阻值不要選超過 K ohm R2 C S G +5V D +1.8V_SUS D CT30 1000UF 6.3V 8X12 - G Q60 2N7002 SOT23 S + - 4.7K 0402 Q61 R336 S G 2.2K 0402 C489 2N3904 SOT23 10UF 10V 0805 Y5V /NI VRM_PWRGD 44 C490 1UF 10V Y5V /NI 11 C491 1UF 16V 0805 Y5V R338 649 1% 0402 10 R335 C488 1UF 16V 0805 Y5V /NI V1 G S C487 0.1UF 16V Y5V 0402 R334 698 1% 0402 R333 5.1K 0402 D Q59 NTD4863N TO252 + +12V +2.5V U9C LM324 SO14 R339 20K 0402 /NI +1.2V_HT +3.3V_DUAL 41 OVLDT R1 R340 20 1% 0402 C493 0.1UF 16V Y5V 0402 /NI B RN59 4.7K 8P4R +1.8V_SUS +1.1V Q64 NTD4863N TO252 U16 C495 0.1UF 16V Y5V 0402 C560 0.01UF 25V X7R 0402 Q63 2N3904 SOT23 4.7K 0402 E R342 B + CT31 1000UF 6.3V 8X12 D G C494 1UF 10V Y5V /NI S R344 1.5K 1% 0402 C481 0.1UF 16V Y5V 0402 12 + 13 - S R343 562 1% 0402 14 11 +2.5V G A LM431 SOT23 C537 100UF 16V 5X11 2mm D +12V +2.5V R C R440 100 1% 0402 VCCNB_PWRGD 25,43 Q62 2N3904 SOT23 B +5V +1.2V C +1.2V_HT C C492 0.1UF 16V Y5V 0402 /NI E B Vout=1.20 X (1+R1/R2) +1.8V U9D LM324 SO14 A A R345 1K 0402 CT32 1000UF 6.3V 8X12 - 0.1UF 16V Y5V 0402 /NI + C496 Title NB/SB CORE POWER Size Document Number Custom Date: Rev 6.4 A78GA-M2T Sheet Tuesday, February 03, 2009 46 of 48 *C499~C502 for U4 VDD33 pins 16,37,46,53 FB10 C499 0.1UF 16V Y5V 0402 D VDD33 0805 C497 C502 1000P 50V X7R 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 /NI C500 FB17 AVDD33 C498 MDI0+ 0805 R348 100 1% 0402 R1 + CT33 100UF 16V 5X11 2mm C506 0.1UF 16V Y5V 0402 /NI C507 0.1UF 16V Y5V 0402 C508 C509 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 /NI I O A FB16 R349 0402 R2 FB14 Use internal regulator: TX- MDI1+ RX+ MDI1- N/C1 MDI2+ N/C2 MDI2- RX- MDI3+ N/C3 MDI3- 10 AZ1117H-ADJ SOT-223 C503 0.01UF 25V X7R 0402 EC5 0.1UF 16V Y5V 0402 EVDD18 BEAD 60 0805 1A Remove R348,R349,Q65,CT33 11 GLED+ 12 YLED- 13 LED-100-A YLED+ 14 LED-1000-A GND1 GND2 GND3 GND4 G1 G2 G7 G8 N/C4 V_DAC GNDP R347 330 1% 0402 LED-LINK-A GLED- D IO_GND LANUSB_GBMA C512 0.1UF 16V Y5V 0402 Vout=Vref (1.25V) X ( 1+R2/R1 ) =1.25V TX+ MDI0- +5V 0805 Q65 R346 330 1% 0402 JUSBLAN1B 0.1UF 16V Y5V 0402 /NI AVDD18 FB12 +3.3V_DUAL C501 C506~C509 are for U14 pins 8,11,14 and 58 +3.3V_DUAL *C497&,C498 for U4 AVDD33 pins and 59 VDD33 C513 0.1UF 16V Y5V 0402 C512,C513 are for U14 pins 22 and 28 C518 C521 C522 1000P 50V X7R 0402 1000P 50V X7R 0402 V6.0 EMI C504 0402 DVDD15 C516 C517 C519 C520 0.1UF 16V Y5V 0402 R353 0402 R356 LED-100-A C515 0.1UF 16V Y5V 0402 2.49K 1% 0402 0.1UF 16V Y5V 0402 /NI 1000P 50V X7R 0402 1000P 50V X7R 0402 1000P 50V X7R 0402 Power domain chart RTL8111C RTL8102E AVDD18 1.2V 25MHZ 20PF 30PPM EVDD18 1.2V C523 33P 50V NPO 0402 DVDD15 1.2V GND C552 V6.0 VDD33 +3.3V 1000P 50V X7R 0402 +3.3V_DUAL VDD33 D10 1000UF 6.3V 8X12 FOR EMI K A MDI3+ MDI3- SS12/5817 SMA Q67 R1 I O A R363 200 1% 0402 CT34 VDD33 100UF 16V 5X11 2mm + CT37 AZ1117H-ADJ SOT-223 10 11 12 13 14 15 16 LED-LINK-A 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 SROUT12 AVDD33 MDIP0 MDIN0 FB12 MDIP1 MDIN1 AVDD12 MDIP2 MDIN2 AVDD12 MDIP3 MDIN3 AVDD12 NC VDD33 100UF 16V 5X11 2mm 8111C(P) EESK EEDI/AUX VDD33 EEDO EECS DVDD12 NC NC NC NC DVDD12 VDD33 ISOLATEB NC NC CLKREQB R365 330 1% 0402 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 EESK EEDI EEDO EECS R359 1K 0402 ISOLATEB CLKREQB +3.3V R361 15K 0402 R498 0402 B 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 R2 RTL8111C-VCO-GR QFN 64 NC NC LANWAKEB PERSTB DVDD12 EVDD12 HSIP HSIN EGND REFCLK_P REFCLK_N EVDD12 HSOP HSON EGND DVDD12 AVDD33 MDI0+ MDI0FB12 MDI1+ MDI1AVDD18 MDI2+ MDI2- +5V_STBY +3.3V_STBY U14 C524 33P 50V NPO 0402 Vout=Vref (1.25V) X ( 1+R2/R1 ) =3.3V CT36 + GVDD XTAL2 XTAL1 RSET XTAL2 65 XTAL1 LED-1000-A 0402 3.3V B C R355 Y4 AVDD33 RSET VDDSR ENSR CKTAL2 CKTAL1 AVDD33 AVDD12 LED0 LED1 LED2 LED3 VDD33 DVDD12 GPO GPI DVDD12 C DVDD15 +3.3V_DUAL R374 EVDD18 3.6K 0402 U15 V6.2 靜電保護 MDI0+ LQ2 CM1293 SOT23-6 MDI0- CS VCC SK DC DI ORG DO GND VDD33 C529 1000P 50V X7R 0402 26 SB700_LAN_RST# R367 0402 /NI 25,30 PCIE_WAKE 36 LAN_RST# 20 GBE_TXP 20 GBE_TXN 93C46A-2.7V SO8 23 GBE_CLKP 23 GBE_CLKN MDI1- 20 GBE_RXP 20 GBE_RXN PE_WAKE_ PE_RESET_ GBE_TXPP GBE_TXNN GBE_CLKP1 GBE_CLKN1 C525 0.1UF 16V Y5V 0402 C528 0.1UF 16V Y5V 0402 GBE_RXPP GBE_RXNN A V6.2 靜電保護 +3.3V_DUAL LQ3 MDI2+ MDI2- MDI3+ B2 B1 CM1293 A1 A2 + A +3.3V_DUAL MDI1+ B2 B1 CM1293 A1 A2 + EECS EESK EEDI EEDO MDI3- Title REL8111C/8102E CM1293 SOT23-6 Size Document Number Custom Date: Rev 6.4 A78GA-M2T Tuesday, February 03, 2009 Sheet 47 of 48 (BAT1) 電池 D D 3V BATTERY SONY (U5) JUSBV1(1_2) JUMPER 2P R JCMOS1(1_2) JUMPER 2P B JUSBV2(1_2) JUMPER 2P R (Y2) X'TAL WIRE FLASH ROM SPI MX25L8005 DIP (CPU1) PCB PCB AM2RM-T C A78GA-M2T V6.4 C (U1) (U4) (PCB) 北橋散熱片 南橋散熱片 泡棉 POLON 245x220 NBHS-RS780 SB SMALL-AMD New JPANEL1 JPANEL1 2*8 B B JPANEL1(9_10)1 JPANEL1(15_16)1 HEADER 1X2 HEADER 1X2 JPANEL1(11_14)1 PLED JPANEL1(1_4)1 JPANEL1(5_6)1 JPANEL1(7_8)1 HLED RST SPK A A Title BOM Size B Document Number Date: Tuesday, February 03, 2009 Rev 6.4 A78GA-M2T Sheet 48 of 48 ... VDD39 VDD40 VDD41 VDD42 VDD43 VDD 44 VDD45 VDD 46 VDD47 VDD48 VDD49 VDD50 VDD51 VDD52 VDD53 VDD 54 VDD55 VDD 56 VDD57 VDD58 VDD59 VDD60 VDD61 VDD62 VDD63 VDD 64 VDD65 VDD 66 VDD67 VDD68 VDD69 VDD70... K8_VID1 K8_VID0 36 OV_CHIP0 R2 84 845 1% 040 2 36 OV_CHIP1 R285 44 2 1% 040 2 36 VDIMM0 R2 86 2.94K 1% 040 2 36 VDIMM1 R287 1 .47 K 1% 040 2 R288 732 1% 040 2 7 ,44 7 ,44 7 ,44 7 ,44 OV_CHIP 46 C +1.1V OV_CHIP1... Document Number Custom Date: Rev 6. 4 A78GA- M2T Tuesday, February 03, 2009 Sheet 40 of 48 D D 7 ,44 K8_VID5 7 ,44 K8_VID4 VID_OUT5 7 ,44 VID_OUT4 7 ,44 7 ,44 7 ,44 7 ,44 7 ,44 VID_OUT3 VID_OUT2 VID_OUT1

Ngày đăng: 22/04/2021, 17:24

TỪ KHÓA LIÊN QUAN

w