1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Biostar IH61X MHS rev 7 0 схема

41 12 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Nội dung

5 IH61X-MHS IH61X-MHS IH61Y-MHS IH61Z-MHS D PAGE C B A 4 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 CONTENTS INDEX BLOCK DIAGRAM POWER DELIVERY CPU PCIEX16/DMI/FDI CPU DDR CHANNEL A CPU DDR CHANNEL B CPU MISC CPU POWER & GND DDR3 DIMMA1/A2 DDR3 DIMMB1/B2 PCH PCI PCH DMI/PCIE/USB PCH CLINK/SATA/CPU HOST PCH LPC/HDA/SPI/MISC PCH NVRAM & FDILINK PCH VGA/DISPLAY PORT PCH CLOCK BUFFER PCH POWER PCH GND SPI ROM/BAT PCIEX16 SLOT PCIEX1 SLOT VGA CONNECTOR HDMI CONNECTOR AUDIO CODEC ALC662CG AUDIO CONNECTOR LAN RTL8111F/8105E SUPERIO ITE IT8772E SUPERIO PS2/COM SUPERIO FAN CONTROL USB PORT 24PIN POWER CONN&FP RESUME RESET LOGIC ACPI POWER CONTROL LINEAR POWER MEMORY DC-DC Conver VTT DC-DC Conver VCORE VREG1 VCORE VREG2 OVER VOLTAGE BOM V7.0(Model V7.1(Model V7.0(Model V7.0(Model name name name name : : : : H61MHV) 半固 + HDMI + Gbe LAN H61MHV) 全固 + HDMI + Gbe LAN H61MGV) 半固 + Gbe LAN H61MLC2) 半固 + 10/100M LAN CPU: D IH61X-MHS V7.0 V.S V7.1 Intel Sandy/Ivy Bridge processors in LGA1155 Package 95W ACT1,ACT2,ACT3,ACT4,ACT5CT4,CT6,CT8MCT6 NETIN: 100UF 16V 5X11 2MM LR 6.3X5 BOM: 100UF 16V 5X11 2MM LR 6.3X5 -電解 100UF-S 16V 6.3X5 5X11 -固態 ECT4,ECT5CT2,CT3,CT6 System Chipset: Cugar Point H61 Main Memory: NETIN: 1000UF 6.3V 8X12 6.3X9 BOM: 1000UF 6.3V 8X12 6.3X9 -電解 560UF-S 6.3V 6.3X9 APAQ -固態 CT9,CT11MCT2 Dual Channel/DDR-III*2(Max 16GB) 1066/1333 DDR3-1600 /1333 /1066 /800 NETIN: 1000UF 6.3V 8X12 6.3X9 BOM: 1000UF 6.3V 8X12 6.3X9 -電解 820UF-S 3V 6.3X9 APAQ -固態 Onboard Device: Super I/O:IT8772E LAN:REALTEK 8111F/8105E HD Codec:ALC662CG jacks C IH61X-MHS V7.0 V.S IH61Y-MHS V7.0 ALL Page 24 comonent N/I Page 23 GF1,GC8 N/I Power solution: CPU Voltage Regulators:2phase by ISL6363 AXG voltage Regulators:1phase by ISL6363 VTT voltage Regulators:1Phase by FP6326 DDR voltage Regulators:1Phase by FP6326 IH61X-MHS V7.0 V.S IH61Z-MHS V7.0 Change Page 27 LAN to 8105E ALL Page 24 comonent N/I Page 23 GF1,GC8 N/I Expansion Slots: B PCI EXPRESS 16X SLOT*1 PCI EXPRESS 1X SLOT*1 REAR IO: PS/2 KB/MS VGA layer USB2.0 Ports layer USB2.0 + RJ-45 Ports Audio Jackets Front I/O: SATA2 * USB Header * CPU /System1 Front Audio Header COM1 『BIOSTAR'S PROPRIETARY INFORMATION』 『Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.』 A Title Date: INDEX Size Document Number Custom Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 1 of 41 Sandy Bridge PEG X16 PCIE GEN2/3 X16 Ivy Bridge 1066/1333 LGA 1155 SOCKET Channel A DIMM X1 Channel B DIMM X1 D D Ports & Gb/s Support LAN AR8152 PORT B/D SATA2.0 PORTS X4 Dual Independent Dispaly VGA PORT SPI FLASH 32M C DMI FDI Cougar Point H61 SPDIF OUT PORT X16 SLOT X1 PCH C HDC CODEC VT1708S JACKS PEG X1 CONN 5GT/s USB 2.0 PORTS X8 PCIE2.0 PORTS Cost Reduced HDMI Level Shifter When Trace length less than 9.25' LPC Front Audio Header ITE8772E CPU SMART FAN X1 SYSTEM FAN X1 B PS2 KB/MS COM Port B A A Title BLOCK DIAGRAM Size Document Number Custom Date: Rev 7.0 IH61X-MHS Tuesday, April 10, 2012 Sheet of 41 ver:0.7 D Schematic change from IH61W VER:0.8 (PAGE.16/24) add HDMI CONN(passive type) (PAGE.27) Change LAN-AR8152 to RTL8111F/8105E Change Codec VT1708S to ALC662 (PAGE.25) D ver:0.7 >7.0 Schematic change from IH61W VER:0.8 add add AR36/AR37 22K 0402,AR34 20K 0402, AR35 39.2K 0402 for (PAGE.27) Change BOM for LAN-AR8111E to RTL8111F (PAGE.26) front AUDIO sense can't work C C B B A A Title CHANGE LIST Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet of 41 CPU1C C V_CPU_VCCIO PEG_RX_0 PEG_RX#_0 PEG_RX_1 PEG_RX#_1 PEG_RX_2 PEG_RX#_2 PEG_RX_3 PEG_RX#_3 PEG_RX_4 PEG_RX#_4 PEG_RX_5 PEG_RX#_5 PEG_RX_6 PEG_RX#_6 PEG_RX_7 PEG_RX#_7 PEG_RX_8 PEG_RX#_8 PEG_RX_9 PEG_RX#_9 PEG_RX_10 PEG_RX#_10 PEG_RX_11 PEG_RX#_11 PEG_RX_12 PEG_RX#_12 PEG_RX_13 PEG_RX#_13 PEG_RX_14 PEG_RX#_14 PEG_RX_15 PEG_RX#_15 12 12 12 12 12 12 12 12 DMI_IT_MR_0_DP DMI_IT_MR_0_DN DMI_IT_MR_1_DP DMI_IT_MR_1_DN DMI_IT_MR_2_DP DMI_IT_MR_2_DN DMI_IT_MR_3_DP DMI_IT_MR_3_DN W5 W4 V3 V4 Y3 Y4 AA4 AA5 DMI_RX_0 DMI_RX#_0 DMI_RX_1 DMI_RX#_1 DMI_RX_2 DMI_RX#_2 DMI_RX_3 DMI_RX#_3 24.9 1% 0402 PEG_RCOMP CR1 PEG_ICOMPI & PEG_RCOMPO: 4mil /15mil; PEG_ICOMPO : 12mil /15mil LESS THAN 500mil B P3 P4 R2 R1 T4 T3 U2 U1 PE_RX_0 PE_RX#_0 PE_RX_1 PE_RX#_1 PE_RX_2 PE_RX#_2 PE_RX_3 PE_RX#_3 B5 C4 B4 PEG_ICOMPO PEG_RCOMPO PEG_COMPI PEG_TX_0 PEG_TX#_0 PEG_TX_1 PEG_TX#_1 PEG_TX_2 PEG_TX#_2 PEG_TX_3 PEG_TX#_3 PEG_TX_4 PEG_TX#_4 PEG_TX_5 PEG_TX#_5 PEG_TX_6 PEG_TX#_6 PEG_TX_7 PEG_TX#_7 PEG_TX_8 PEG_TX#_8 PEG_TX_9 PEG_TX#_9 PEG_TX_10 PEG_TX#_10 PEG_TX_11 PEG_TX#_11 PEG_TX_12 PEG_TX#_12 PEG_TX_13 PEG_TX#_13 PEG_TX_14 PEG_TX#_14 PEG_TX_15 PEG_TX#_15 C13 C14 E14 E13 G14 G13 F12 F11 J14 J13 D8 D7 D3 C3 E6 E5 F8 F7 G10 G9 G5 G6 K7 K8 J5 J6 M8 M7 L6 L5 N5 N6 DMI_TX_0 DMI_TX#_0 DMI_TX_1 DMI_TX#_1 DMI_TX_2 DMI_TX#_2 DMI_TX_3 DMI_TX#_3 V7 V6 W7 W8 Y6 Y7 AA7 AA8 PE_TX_0 PE_TX#_0 PE_TX_1 PE_TX#_1 PE_TX_2 PE_TX#_2 PE_TX_3 PE_TX#_3 PEG B11 B12 D12 D11 C10 C9 E10 E9 B8 B7 C6 C5 A5 A6 E2 E1 F4 F3 G2 G1 H3 H4 J1 J2 K3 K4 L1 L2 M3 M4 N1 N2 DMI D EXP_A_RX_0_DP EXP_A_RX_0_DN EXP_A_RX_1_DP EXP_A_RX_1_DN EXP_A_RX_2_DP EXP_A_RX_2_DN EXP_A_RX_3_DP EXP_A_RX_3_DN EXP_A_RX_4_DP EXP_A_RX_4_DN EXP_A_RX_5_DP EXP_A_RX_5_DN EXP_A_RX_6_DP EXP_A_RX_6_DN EXP_A_RX_7_DP EXP_A_RX_7_DN EXP_A_RX_8_DP EXP_A_RX_8_DN EXP_A_RX_9_DP EXP_A_RX_9_DN EXP_A_RX_10_DP EXP_A_RX_10_DN EXP_A_RX_11_DP EXP_A_RX_11_DN EXP_A_RX_12_DP EXP_A_RX_12_DN EXP_A_RX_13_DP EXP_A_RX_13_DN EXP_A_RX_14_DP EXP_A_RX_14_DN EXP_A_RX_15_DP EXP_A_RX_15_DN GEN BIOSTAR_D V1_4 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 21 P8 P7 T7 T8 R6 R5 U5 U6 PEG : (18)16/5/5/5/16(18) 80ohm EXP_A_TX_0_DP 21 EXP_A_TX_0_DN 21 EXP_A_TX_1_DP 21 EXP_A_TX_1_DN 21 EXP_A_TX_2_DP 21 EXP_A_TX_2_DN 21 EXP_A_TX_3_DP 21 EXP_A_TX_3_DN 21 EXP_A_TX_4_DP 21 EXP_A_TX_4_DN 21 EXP_A_TX_5_DP 21 EXP_A_TX_5_DN 21 EXP_A_TX_6_DP 21 EXP_A_TX_6_DN 21 EXP_A_TX_7_DP 21 EXP_A_TX_7_DN 21 EXP_A_TX_8_DP 21 EXP_A_TX_8_DN 21 EXP_A_TX_9_DP 21 EXP_A_TX_9_DN 21 EXP_A_TX_10_DP 21 EXP_A_TX_10_DN 21 EXP_A_TX_11_DP 21 EXP_A_TX_11_DN 21 EXP_A_TX_12_DP 21 EXP_A_TX_12_DN 21 EXP_A_TX_13_DP 21 EXP_A_TX_13_DN 21 EXP_A_TX_14_DP 21 EXP_A_TX_14_DN 21 EXP_A_TX_15_DP 21 EXP_A_TX_15_DN 21 DMI_MT_IR_0_DP DMI_MT_IR_0_DN DMI_MT_IR_1_DP DMI_MT_IR_1_DN DMI_MT_IR_2_DP DMI_MT_IR_2_DN DMI_MT_IR_3_DP DMI_MT_IR_3_DN D C 12 12 12 12 12 12 12 12 DMI : (15)12/4/5/4/12(15) 85ohm PCIE X4 LANES ARE NOT SUPPORTED ON DT CPU SKUS 3/10 B LGA 1155 SOCKET SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE MIL TRACE TO R1 ROUTE B5 TO R1 AS A SEPERATE 10 MIL TRACE CPU1D BIOSTAR_D V1_4 15 FDI_FSYNC_0 15 FDI_LSYNC_0 AC5 AC4 FDI_FSYNC_0 FDI_LSYNC_0 15 FDI_FSYNC_1 15 FDI_LSYNC_1 AE5 AE4 FDI_FSYNC_1 FDI_LSYNC_1 AG3 FDI_INT AE2 AE1 FDI_COMPIO FDI_ICOMPO A 15 V_CPU_VCCIO CR2 FDI_INT 24.9 1% 0402 FDI_RCOMP FDI_TX_0 FDI_TX#_0 FDI_TX_1 FDI_TX#_1 FDI_TX_2 FDI_TX#_2 FDI_TX_3 FDI_TX#_3 AC8 AC7 AC2 AC3 AD2 AD1 AD4 AD3 FDI_TX_0_DP FDI_TX_0_DN FDI_TX_1_DP FDI_TX_1_DN FDI_TX_2_DP FDI_TX_2_DN FDI_TX_3_DP FDI_TX_3_DN 15 15 15 15 15 15 15 15 FDI_TX_4 FDI_TX#_4 FDI_TX_5 FDI_TX#_5 FDI_TX_6 FDI_TX#_6 FDI_TX_7 FDI_TX#_7 AD7 AD6 AE7 AE8 AF3 AF2 AG2 AG1 FDI_TX_4_DP FDI_TX_4_DN FDI_TX_5_DP FDI_TX_5_DN FDI_TX_6_DP FDI_TX_6_DN FDI_TX_7_DP FDI_TX_7_DN 15 15 15 15 15 15 15 15 FDI LINK Title For P67,all the FDI signals FDI_TX, FDI_FSYNC, FDI_LSYNC and FDI_INT signals on the CPU and the PCH can be left as No connect for solutions not using integrated graphics./DG98 4/10 LGA 1155 SOCKET A CPU PCIEX16/DMI/FDI Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet of 41 M_DATA_A[0 63] M_DATA_A[0 63] M_MAA_A[0 15] CPU1A C B M_DATA_A0 AJ3 M_DATA_A1 AJ4 M_DATA_A2 AL3 M_DATA_A3 AL4 M_DATA_A4 AJ2 M_DATA_A5 AJ1 M_DATA_A6 AL2 M_DATA_A7 AL1 M_DATA_A8 AN1 M_DATA_A9 AN4 M_DATA_A10 AR3 M_DATA_A11 AR4 M_DATA_A12 AN2 M_DATA_A13 AN3 M_DATA_A14 AR2 M_DATA_A15 AR1 M_DATA_A16 AV2 M_DATA_A17 AW3 M_DATA_A18 AV5 M_DATA_A19 AW5 M_DATA_A20 AU2 M_DATA_A21 AU3 M_DATA_A22 AU5 M_DATA_A23 AY5 M_DATA_A24 AY7 M_DATA_A25 AU7 M_DATA_A26 AV9 M_DATA_A27 AU9 M_DATA_A28 AV7 M_DATA_A29 AW7 M_DATA_A30 AW9 M_DATA_A31 AY9 M_DATA_A32 AU35 M_DATA_A33 AW37 M_DATA_A34 AU39 M_DATA_A35 AU36 M_DATA_A36 AW35 M_DATA_A37 AY36 M_DATA_A38 AU38 M_DATA_A39 AU37 M_DATA_A40 AR40 M_DATA_A41 AR37 M_DATA_A42 AN38 M_DATA_A43 AN37 M_DATA_A44 AR39 M_DATA_A45 AR38 M_DATA_A46 AN39 M_DATA_A47 AN40 M_DATA_A48 AL40 M_DATA_A49 AL37 M_DATA_A50 AJ38 M_DATA_A51 AJ37 M_DATA_A52 AL39 M_DATA_A53 AL38 M_DATA_A54 AJ39 M_DATA_A55 AJ40 M_DATA_A56 AG40 M_DATA_A57 AG37 M_DATA_A58 AE38 M_DATA_A59 AE37 M_DATA_A60 AG39 M_DATA_A61 AG38 M_DATA_A62 AE39 M_DATA_A63 AE40 SA_DQ_0 SA_DQ_1 SA_DQ_2 SA_DQ_3 SA_DQ_4 SA_DQ_5 SA_DQ_6 SA_DQ_7 SA_DQ_8 SA_DQ_9 SA_DQ_10 SA_DQ_11 SA_DQ_12 SA_DQ_13 SA_DQ_14 SA_DQ_15 SA_DQ_16 SA_DQ_17 SA_DQ_18 SA_DQ_19 SA_DQ_20 SA_DQ_21 SA_DQ_22 SA_DQ_23 SA_DQ_24 SA_DQ_25 SA_DQ_26 SA_DQ_27 SA_DQ_28 SA_DQ_29 SA_DQ_30 SA_DQ_31 SA_DQ_32 SA_DQ_33 SA_DQ_34 SA_DQ_35 SA_DQ_36 SA_DQ_37 SA_DQ_38 SA_DQ_39 SA_DQ_40 SA_DQ_41 SA_DQ_42 SA_DQ_43 SA_DQ_44 SA_DQ_45 SA_DQ_46 SA_DQ_47 SA_DQ_48 SA_DQ_49 SA_DQ_50 SA_DQ_51 SA_DQ_52 SA_DQ_53 SA_DQ_54 SA_DQ_55 SA_DQ_56 SA_DQ_57 SA_DQ_58 SA_DQ_59 SA_DQ_60 SA_DQ_61 SA_DQ_62 SA_DQ_63 9 9 9 9 M_DQS_A_DP0 M_DQS_A_DP1 M_DQS_A_DP2 M_DQS_A_DP3 M_DQS_A_DP4 M_DQS_A_DP5 M_DQS_A_DP6 M_DQS_A_DP7 AK3 AP3 AW4 AV8 AV37 AP38 AK38 AF38 SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6 SA_DQS_7 9 9 9 9 M_DQS_A_DN0 M_DQS_A_DN1 M_DQS_A_DN2 M_DQS_A_DN3 M_DQS_A_DN4 M_DQS_A_DN5 M_DQS_A_DN6 M_DQS_A_DN7 AK2 AP2 AV4 AW8 AV36 AP39 AK39 AF39 SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7 M_MAA_A[0 15] BIOSTAR_D V1_4 D A M_MAA_A0 M_MAA_A1 M_MAA_A2 M_MAA_A3 M_MAA_A4 M_MAA_A5 M_MAA_A6 M_MAA_A7 M_MAA_A8 M_MAA_A9 M_MAA_A10 M_MAA_A11 M_MAA_A12 M_MAA_A13 M_MAA_A14 M_MAA_A15 SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8 SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13 SA_MA_14 SA_MA_15 AV27 AY24 AW24 AW23 AV23 AT24 AT23 AU22 AV22 AT22 AV28 AU21 AT21 AW32 AU20 AT20 SA_WE# SA_CAS# SA_RAS# AW29 AV30 AU28 M_WE_A_N M_CAS_A_N M_RAS_A_N 9 SA_BS_0 SA_BS_1 SA_BS_2 AY29 AW28 AV20 M_SBS_A0 M_SBS_A1 M_SBS_A2 9 SA_CS#_0 SA_CS#_1 SA_CS#_2 SA_CS#_3 AU29 AV32 AW30 AU33 M_SCS_A_N0 M_SCS_A_N1 SA_CKE_0 SA_CKE_1 SA_CKE_2 SA_CKE_3 AV19 AT19 AU18 AV18 M_SCKE_A0 M_SCKE_A1 9 SA_ODT_0 SA_ODT_1 SA_ODT_2 SA_ODT_3 AV31 AU32 AU30 AW33 M_ODT_A0 M_ODT_A1 9 SA_CK_0 SA_CK#_0 SA_CK_1 SA_CK#_1 SA_CK_2 SA_CK#_2 SA_CK_3 SA_CK#_3 AY25 AW25 AU24 AU25 AW27 AY27 AV26 AW26 CK_M_DDR0_A_DP CK_M_DDR0_A_DN CK_M_DDR1_A_DP CK_M_DDR1_A_DN SM_DRAMRST# AW18 DDR3_DRAMRST_N SA_DQS_8 SA_DQS#_8 AV13 AV12 SA_ECC_CB_0 SA_ECC_CB_1 SA_ECC_CB_2 SA_ECC_CB_3 SA_ECC_CB_4 SA_ECC_CB_5 SA_ECC_CB_6 SA_ECC_CB_7 AU12 AU14 AW13 AY13 AU13 AU11 AY12 AW12 D C 9 9 B 9,10 A DDR_0 1/10 Title CPU DDR CHANNEL A LGA 1155 SOCKET Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet of 41 10 M_DATA_B[0 63] M_DATA_B[0 63] DQ REMAPPING IMPLEMENTED TO IMPROVE BREAKOUT AND MINIMIZE CH-2-CH COUPLING C DQ REMAPPING IMPLEMENTED TO IMPROVE BREAKOUT AND MINIMIZE CH-2-CH COUPLING A M_MAA_B[0 15] CPU1B BIOSTAR_D V1_4 D B M_DATA_B0 M_DATA_B1 M_DATA_B2 M_DATA_B3 M_DATA_B4 M_DATA_B5 M_DATA_B6 M_DATA_B7 M_DATA_B13 M_DATA_B9 M_DATA_B11 M_DATA_B15 M_DATA_B12 M_DATA_B8 M_DATA_B14 M_DATA_B10 M_DATA_B16 M_DATA_B17 M_DATA_B18 M_DATA_B19 M_DATA_B20 M_DATA_B21 M_DATA_B22 M_DATA_B23 M_DATA_B24 M_DATA_B25 M_DATA_B26 M_DATA_B27 M_DATA_B28 M_DATA_B29 M_DATA_B30 M_DATA_B31 M_DATA_B32 M_DATA_B33 M_DATA_B34 M_DATA_B35 M_DATA_B36 M_DATA_B37 M_DATA_B38 M_DATA_B39 M_DATA_B40 M_DATA_B41 M_DATA_B42 M_DATA_B43 M_DATA_B44 M_DATA_B45 M_DATA_B46 M_DATA_B47 M_DATA_B48 M_DATA_B52 M_DATA_B55 M_DATA_B51 M_DATA_B54 M_DATA_B49 M_DATA_B53 M_DATA_B50 M_DATA_B56 M_DATA_B57 M_DATA_B58 M_DATA_B59 M_DATA_B60 M_DATA_B61 M_DATA_B62 M_DATA_B63 AG7 AG8 AJ9 AJ8 AG5 AG6 AJ6 AJ7 AL7 AM7 AM10 AL10 AL6 AM6 AL9 AM9 AP7 AR7 AP10 AR10 AP6 AR6 AP9 AR9 AM12 AM13 AR13 AP13 AL12 AL13 AR12 AP12 AR28 AR29 AL28 AL29 AP28 AP29 AM28 AM29 AP32 AP31 AP35 AP34 AR32 AR31 AR35 AR34 AM32 AM31 AL35 AL32 AM34 AL31 AM35 AL34 AH35 AH34 AE34 AE35 AJ35 AJ34 AF33 AF35 SB_DQ_0 SB_DQ_1 SB_DQ_2 SB_DQ_3 SB_DQ_4 SB_DQ_5 SB_DQ_6 SB_DQ_7 SB_DQ_8 SB_DQ_9 SB_DQ_10 SB_DQ_11 SB_DQ_12 SB_DQ_13 SB_DQ_14 SB_DQ_15 SB_DQ_16 SB_DQ_17 SB_DQ_18 SB_DQ_19 SB_DQ_20 SB_DQ_21 SB_DQ_22 SB_DQ_23 SB_DQ_24 SB_DQ_25 SB_DQ_26 SB_DQ_27 SB_DQ_28 SB_DQ_29 SB_DQ_30 SB_DQ_31 SB_DQ_32 SB_DQ_33 SB_DQ_34 SB_DQ_35 SB_DQ_36 SB_DQ_37 SB_DQ_38 SB_DQ_39 SB_DQ_40 SB_DQ_41 SB_DQ_42 SB_DQ_43 SB_DQ_44 SB_DQ_45 SB_DQ_46 SB_DQ_47 SB_DQ_48 SB_DQ_49 SB_DQ_50 SB_DQ_51 SB_DQ_52 SB_DQ_53 SB_DQ_54 SB_DQ_55 SB_DQ_56 SB_DQ_57 SB_DQ_58 SB_DQ_59 SB_DQ_60 SB_DQ_61 SB_DQ_62 SB_DQ_63 10 10 10 10 10 10 10 10 M_DQS_B_DP0 M_DQS_B_DP1 M_DQS_B_DP2 M_DQS_B_DP3 M_DQS_B_DP4 M_DQS_B_DP5 M_DQS_B_DP6 M_DQS_B_DP7 AH7 AM8 AR8 AN13 AN29 AP33 AL33 AG35 SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7 10 10 10 10 10 10 10 10 M_DQS_B_DN0 M_DQS_B_DN1 M_DQS_B_DN2 M_DQS_B_DN3 M_DQS_B_DN4 M_DQS_B_DN5 M_DQS_B_DN6 M_DQS_B_DN7 AH6 AL8 AP8 AN12 AN28 AR33 AM33 AG34 SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4 SB_DQS#_5 SB_DQS#_6 SB_DQS#_7 M_MAA_B[0 15] 10 M_MAA_B0 M_MAA_B1 M_MAA_B2 M_MAA_B3 M_MAA_B4 M_MAA_B5 M_MAA_B6 M_MAA_B7 M_MAA_B8 M_MAA_B9 M_MAA_B10 M_MAA_B11 M_MAA_B12 M_MAA_B13 M_MAA_B14 M_MAA_B15 SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8 SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13 SB_MA_14 SB_MA_15 AK24 AM20 AM19 AK18 AP19 AP18 AM18 AL18 AN18 AY17 AN23 AU17 AT18 AR26 AY16 AV16 SA_CK(2) SA_CK(1) SA_ODT(2) AR25 AK25 AP24 M_WE_B_N M_CAS_B_N M_RAS_B_N 10 10 10 SB_BS_0 SB_BS_1 SB_BS_2 AP23 AM24 AW17 M_SBS_B0 M_SBS_B1 M_SBS_B2 10 10 10 SB_CS#_0 SB_CS#_1 SB_CS#_2 SB_CS#_3 AN25 AN26 AL25 AT26 M_SCS_B_N0 M_SCS_B_N1 10 10 SB_CKE_0 SB_CKE_1 SB_CKE_2 SB_CKE_3 AU16 AY15 AW15 AV15 M_SCKE_B0 M_SCKE_B1 10 10 SB_ODT_0 SB_ODT_1 SB_ODT_2 SB_ODT_3 AL26 AP26 AM26 AK26 M_ODT_B0 M_ODT_B1 10 10 SB_CK_0 SB_CK#_0 SB_CK_1 SB_CK#_1 SB_CK_2 SB_CK#_2 SB_CK_3 SB_CK#_3 AL21 AL22 AL20 AK20 AL23 AM22 AP21 AN21 CK_M_DDR0_B_DP 10 CK_M_DDR0_B_DN 10 CK_M_DDR1_B_DP 10 CK_M_DDR1_B_DN 10 D C B SB_DQS_8 SB_DQS#_8 AN16 AN15 SB_ECC_CB_0 SB_ECC_CB_1 SB_ECC_CB_2 SB_ECC_CB_3 SB_ECC_CB_4 SB_ECC_CB_5 SB_ECC_CB_6 SB_ECC_CB_7 AL16 AM16 AP16 AR16 AL15 AM15 AR15 AP15 A DDR_1 2/10 Title CPU DDR CHANNEL A LGA 1155 SOCKET Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet of 41 FROM CLK GEN MTP1 MTP2 1 CK_PE_100M_MCP_DP CK_PE_100M_MCP_DN MTP3 MTP4 MTP5 1 H_PWRGD H_DRAMPWRGD PLTRST_CPU_N FROM PCH NEAR CPU V_CPU_VCCIO D BIOSTAR_D V1_4 BIOSTAR_D V1_4 CR8 110 1% 0402 VRD12 INTERFACE CR9 75 1% 0402 VIDSCLK VIDSOUT VIDALERT# V_1P8_SFR TBD 13 H_PM_SYNC_0 28 H_PECI NEAR PCH CR14 2.2K 0402 CR15 NV_CLE H_SNB_N 4.7K 0402 update for Ivy bridge C H_PECI H_CATERR_N 38 H_PROCHOT_N 13 H_THERMTRIP_N 14,34,38 H_SKTOCC_N CC2 0.1UF 16V Y5V 0402 DMI/FDI Termination Select E38 J35 E37 H34 G35 V_SM CR18 1K 1% 0402 SNB_DDR_VREF CC3 0.1UF 16V Y5V 0402 NEAR CPU BCLK_0 BCLK#_0 VIDSCLK VIDSOUT VIDALERT# UNCOREPWRGOOD SM_DRAMPWROK RESET# PM_SYNC PECI CATERR# PROCHOT# THERMTRIP# H_SNB_N AJ33 K32 SKTOCC# PROC_SEL SNB_DDR_VREF AJ22 SM_VREF H36 J36 J37 K36 L36 N35 L37 M36 J38 L35 M38 N36 N38 N39 N37 N40 G37 G36 PUT INSIDE THE CPU SOCKET CR24 1K 1% 0402 C37 B37 A37 H_PWRGD J40 H_DRAMPWRGD AJ19 PLTRST_CPU_N F36 14,34 H_PWRGD 14 H_DRAMPWRGD 15 W2 W1 17 CK_PE_100M_MCP_DP 17 CK_PE_100M_MCP_DN 38 H_VIDSCK 38 H_VIDSOUT 38 H_VIDALERT_N MISC CFG_0 CFG_1 CFG_2 CFG_3 CFG_4 CFG_5 CFG_6 CFG_7 CFG_8 CFG_9 CFG_10 CFG_11 CFG_12 CFG_13 CFG_14 CFG_15 CFG_16 CFG_17 AT14 RSVD_016 AY3 RSVD_023 H7 H8 RSVD_028 RSVD_029 B H_PWRGD CR32 CC55 1K 0402 0.1UF 16V Y5V 0402 /NI VCCP_SELECT VCCSA_VID VCCSA_SENSE P33 P34 T2 VCCP_SEL VCCSA_VID VCC_SENSE VSS_SENSE A36 B36 VCCIO_SENSE VSSIO_SENSE VCCIO_SENSE VSSIO_SENSE AB4 AB3 VCCAXG_SENSE VSSAXG_SENSE L32 M32 TDO TDI TCK TMS TRST# PRDY# PREQ# DBR# RSVD_001 RSVD_002 L39 L40 M40 L38 J39 K38 K40 E39 C40 D40 BPM#_0 BPM#_1 BPM#_2 BPM#_3 BPM#_4 BPM#_5 BPM#_6 BPM#_7 H40 H38 G38 G40 G39 F38 E40 F40 RSVD_024 RSVD_030 RSVD_037 RSVD_036 RSVD_033 B39 J33 L34 L33 K34 RSVD_040 RSVD_039 N33 M34 RSVD_018 RSVD_020 AV1 AW2 RSVD_038 RSVD_032 RSVD_034 L9 J9 K9 RSVD_035 L31 RSVD_050 RSVD_053 J31 K31 RSVD_051 RSVD_052 AD34 AD35 1 MTP6 MTP13 VCC_SENSE VSS_SENSE LGA 1155 SOCKET CFG6 CFG5 PCIE CONFIG 1 X 16 2X8 RESERVED 0 X8,X4,X4 CFG H NORM * * L RESERVED * * 38 38 AB7 AD37 AG4 AJ29 AJ30 AJ31 AV34 AW34 RSVD_04 RSVD_05 RSVD_08 RSVD_10 RSVD_11 RSVD_12 RSVD_19 RSVD_21 P35 P37 P39 R34 R36 R38 R40 RSVD_43 RSVD_44 RSVD_45 RSVD_46 RSVD_47 RSVD_48 RSVD_49 A38 AU40 AW38 C2 D1 NCTF_01 NCTF_02 NCTF_03 NCTF_04 NCTF_05 VCCAXG_SENSE 38 VSSAXG_SENSE 38 H_TDO H_TDI H_TCK H_TMS H_TRST_N VCCSA_VID 1kΩ Pull-Down On VID Lines FC_AH1 FC_AH2 DQB_VREF DQA_VREF RSVD_15 RSVD_14 RSVD_13 RSVD_17 RSVD_22 AT11 AP20 AN20 AU10 AY10 RSVD_07 RSVD_03 RSVD_06 RSVD_09 AF4 AB6 AE6 AJ11 RSVD_27 RSVD_26 RSVD_25 RSVD_31 RSVD_41 D38 C39 C38 J34 N34 D 10 SPARES C 10/10 V_CPU_VCCIO H_THERMTRIP_N H_PROCHOT_N CR17 CR19 51 0402 /NI 51 0402 H_CATERR_N H_PECI H_PWRGD CR20 CR22 CR23 1K 0402 /NI 1K 0402 /NI 51 0402 /NI H_TDI H_TDO H_TMS CRN1 51 8P4R 0402 H_TRST_N H_TCK CR31 CR25 51 0402 51 0402 H_DRAMPWRGD CR34 1K 0402 B V_SM CPU RESET LOGIC 14,28 PLTRST_N PLTRST_N CR30 PLTRST_CPU_N 200 1% 0402 CR28 110 1% 0402 CC4 0.1UF 16V Y5V 0402 A DESCRIPTION PEGLANE REVERSAL[0],X16 SEL0 Title SEL1 CPU MISC Size Document Number Custom Date: AH1 AH4 LGA 1155 SOCKET 5/10 PCH NO PECI SUPPORTED A for Ivy bridge processor support CPU1J CPU1E Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet of 41 V_CPU_CORE B A VCC_001 VCC_002 VCC_003 VCC_004 VCC_005 VCC_006 VCC_007 VCC_008 VCC_009 VCC_010 VCC_011 VCC_012 VCC_013 VCC_014 VCC_015 VCC_016 VCC_017 VCC_018 VCC_019 VCC_020 VCC_021 VCC_022 VCC_023 VCC_024 VCC_025 VCC_026 VCC_027 VCC_028 VCC_029 VCC_030 VCC_031 VCC_032 VCC_033 VCC_034 VCC_035 VCC_036 VCC_037 VCC_038 VCC_039 VCC_040 VCC_041 VCC_042 VCC_043 VCC_044 VCC_045 VCC_046 VCC_047 VCC_048 VCC_049 VCC_050 VCC_051 VCC_052 VCC_053 VCC_054 VCC_055 VCC_056 VCC_057 VCC_058 VCC_059 VCC_060 VCC_061 VCC_062 VCC_063 VCC_064 VCC_065 VCC_066 VCC_067 VCC_068 VCC_069 VCC_070 VCC_071 VCC_072 VCC_073 VCC_074 VCC_075 VCC_076 VCC_077 VCC_078 VCC_079 VCC_080 VCC_081 CPU POWER C V_CPU_CORE CPU1F BIOSTAR_D V1_4 A12 A13 A14 A15 A16 A18 A24 A25 A27 A28 B15 B16 B18 B24 B25 B27 B28 B30 B31 B33 B34 C15 C16 C18 C19 C21 C22 C24 C25 C27 C28 C30 C31 C33 C34 C36 D13 D14 D15 D16 D18 D19 D21 D22 D24 D25 D27 D28 D30 D31 D33 D34 D35 D36 E15 E16 E18 E19 E21 E22 E24 E25 E27 E28 E30 E31 E33 E34 E35 F15 F16 F18 F19 F21 F22 F24 F25 F27 F28 F30 F31 VCC_082 VCC_083 VCC_084 VCC_085 VCC_086 VCC_087 VCC_088 VCC_089 VCC_090 VCC_091 VCC_092 VCC_093 VCC_094 VCC_095 VCC_096 VCC_097 VCC_098 VCC_099 VCC_100 VCC_101 VCC_102 VCC_103 VCC_104 VCC_105 VCC_106 VCC_107 VCC_108 VCC_109 VCC_110 VCC_111 VCC_112 VCC_113 VCC_114 VCC_115 VCC_116 VCC_117 VCC_118 VCC_119 VCC_120 VCC_121 VCC_122 VCC_123 VCC_124 VCC_125 VCC_126 VCC_127 VCC_128 VCC_129 VCC_130 VCC_131 VCC_132 VCC_133 VCC_134 VCC_135 VCC_136 VCC_137 VCC_138 VCC_139 VCC_140 VCC_141 VCC_142 VCC_143 VCC_144 VCC_145 VCC_146 VCC_147 VCC_148 VCC_149 VCC_150 VCC_151 VCC_152 VCC_153 VCC_154 VCC_155 VCC_156 VCC_157 VCC_158 VCC_159 VCC_160 VCC_161 6/10 F32 F33 F34 G15 G16 G18 G19 G21 G22 G24 G25 G27 G28 G30 G31 G32 G33 H13 H14 H15 H16 H18 H19 H21 H22 H24 H25 H27 H28 H30 H31 H32 J12 J15 J16 J18 J19 J21 J22 J24 J25 J27 J28 J30 K15 K16 K18 K19 K21 K22 K24 K25 K27 K28 K30 L13 L14 L15 L16 L18 L19 L21 L22 L24 L25 L27 L28 L30 M14 M15 M16 M18 M19 M21 M22 M24 M25 M27 M28 M30 V_CPU_CORE V_CPU_CORE V_CPU_CORE V_CPU_VCCIO V_CPU_CORE CC8 22UF 6.3V X5R 0805 V_CPU_CORE CC13 10UF 10V 0805 Y5V V_CPU_CORE CC21 22UF 6.3V X5R 0805 V_CPU_CORE CC15 22UF 6.3V X5R 0805 V_CPU_CORE CC22 10UF 10V 0805 Y5V /NI V_CPU_CORE CC26 10UF 10V 0805 Y5V /NI V_CPU_CORE CC14 10UF 10V 0805 Y5V V_CPU_CORE CC9 22UF 6.3V X5R 0805 CC23 10UF 10V 0805 Y5V /NI V_CPU_CORE CC54 10UF 10V 0805 Y5V CC19 10UF 10V 0805 Y5V /NI CC10 10UF 10V 0805 Y5V V_CPU_VCCIO V_CPU_VCCIO V_CPU_VCCIO V_CPU_VCCIO CC33 1UF 10V Y5V 0402 CC11 10UF 10V 0805 Y5V CC16 10UF 10V 0805 Y5V CPU1H BIOSTAR_D V1_4 A11 A7 AA3 AB8 AF8 AG33 AJ16 AJ17 AJ26 AJ28 AJ32 AK15 AK17 AK19 AK21 AK23 AK27 AK29 AK30 B9 D10 D6 E3 E4 G3 G4 J3 J4 J7 J8 L3 L4 L7 N3 N4 N7 R3 R4 R7 U3 U4 U7 V8 W3 V_CPU_VCCIO CC29 10UF 10V 0805 Y5V CC30 10UF 10V 0805 Y5V V_CPU_VCCIO V_CPU_VCCIO CC34 1UF 10V Y5V 0402 CC31 1UF 10V Y5V 0402 V_CPU_VCCIO CC48 1UF 10V Y5V 0402 V_CPU_CORE CC20 22UF 6.3V X5R 0805 V_SM VCCIO_01 VCCIO_02 VCCIO_03 VCCIO_04 VCCIO_05 VCCIO_06 VCCIO_07 VCCIO_08 VCCIO_09 VCCIO_10 VCCIO_11 VCCIO_12 VCCIO_13 VCCIO_14 VCCIO_15 VCCIO_16 VCCIO_17 VCCIO_18 VCCIO_19 VCCIO_20 VCCIO_21 VCCIO_22 VCCIO_23 VCCIO_24 VCCIO_25 VCCIO_26 VCCIO_27 VCCIO_28 VCCIO_29 VCCIO_30 VCCIO_31 VCCIO_32 VCCIO_33 VCCIO_35 VCCIO_36 VCCIO_37 VCCIO_38 VCCIO_39 VCCIO_40 VCCIO_41 VCCIO_42 VCCIO_43 VCCIO_44 VCCIO_45 VDDQ_01 VDDQ_02 VDDQ_04 VDDQ_05 VDDQ_06 VDDQ_07 VDDQ_08 VDDQ_09 VDDQ_10 VDDQ_11 VDDQ_12 VDDQ_13 VDDQ_14 VDDQ_15 VDDQ_16 VDDQ_17 VDDQ_18 VDDQ_19 VDDQ_20 VDDQ_21 VDDQ_22 VDDQ_23 VDDQ_03 AJ13 AJ14 AJ23 AJ24 AR20 AR21 AR22 AR23 AR24 AU19 AU23 AU27 AU31 AV21 AV24 AV25 AV29 AV33 AW31 AY23 AY26 AY28 V_AXG CPU1G BIOSTAR_D V1_4 V_SM VCCIO_34 AB33 AB34 AB35 AB36 AB37 AB38 AB39 AB40 AC33 AC34 AC35 AC36 AC37 AC38 AC39 AC40 T33 T34 T35 T36 T37 T38 T39 T40 U33 U34 U35 U36 U37 U38 U39 U40 W33 W34 W35 W36 W37 W38 Y33 Y34 Y35 Y36 Y37 Y38 VCCAXG_01 VCCAXG_02 VCCAXG_03 VCCAXG_04 VCCAXG_05 VCCAXG_06 VCCAXG_07 VCCAXG_08 VCCAXG_09 VCCAXG_10 VCCAXG_11 VCCAXG_12 VCCAXG_13 VCCAXG_14 VCCAXG_15 VCCAXG_16 VCCAXG_17 VCCAXG_18 VCCAXG_19 VCCAXG_20 VCCAXG_21 VCCAXG_22 VCCAXG_23 VCCAXG_24 VCCAXG_25 VCCAXG_26 VCCAXG_27 VCCAXG_28 VCCAXG_29 VCCAXG_30 VCCAXG_31 VCCAXG_32 VCCAXG_33 VCCAXG_34 VCCAXG_35 VCCAXG_36 VCCAXG_37 VCCAXG_38 VCCAXG_39 VCCAXG_40 VCCAXG_41 VCCAXG_42 VCCAXG_43 VCCAXG_44 CC5 10UF 10V 0805 Y5V V_SM CC12 10UF 10V 0805 Y5V V_SM CC17 10UF 10V 0805 Y5V AJ20 C B 7/10 V_CPU_VCCIO V_CPU_CORE V_CPU_CORE CC27 10UF 10V 0805 Y5V /NI V_CPU_CORE V_CPU_CORE CC28 10UF 10V 0805 Y5V /NI V_CPU_CORE CC35 10UF 10V 0805 Y5V /NI V_CPU_CORE V_1P8_SFR CC36 10UF 10V 0805 Y5V /NI CC37 10UF 10V 0805 Y5V /NI H10 H11 H12 J10 K10 K11 L11 L12 M10 M11 M12 AK11 AK12 CC38 10UF 10V 0805 Y5V /NI LGA 1155 SOCKET VCCSA_01 VCCSA_02 VCCSA_03 VCCSA_04 VCCSA_05 VCCSA_06 VCCSA_07 VCCSA_08 VCCSA_09 VCCSA_10 VCCSA_11 V_AXG CC7 10UF 10V 0805 Y5V /NI VCCPLL_01 VCCPLL_02 V_AXG V_AXG CC39 22UF 6.3V X5R 0805 V_AXG CC40 22UF 6.3V X5R 0805 CC41 22UF 6.3V X5R 0805 POWER 8/10 V_AXG V_AXG V_AXG V_AXG LGA 1155 SOCKET CC42 22UF 6.3V X5R 0805 MTP7 V_CPU_CORE MTP8 V_CPU_VCCIO MTP9 V_CPU_VCCIO MTP10 V_SM MTP11 V_1P8_SFR MTP12 V_AXG LGA 1155 SOCKET V_CPU_VCCIO CC45 10UF 10V 0805 Y5V CC43 10UF 10V 0805 Y5V /NI CC44 10UF 10V 0805 Y5V /NI A CC25 10UF 10V 0805 Y5V Title CPU POWER Size Document Number Custom Date: CC47 10UF 10V 0805 Y5V /NI V_1P8_SFR NEAR CPU 5it 9/10 G8 H1 H17 H2 H20 H23 H26 H29 H33 H35 H37 H39 H5 H6 H9 J11 J17 J20 J23 J26 J29 J32 K1 K12 K13 K14 K17 K2 K20 K23 K26 K29 K33 K35 K37 K39 K5 K6 L10 L17 L20 L23 L26 L29 L8 M1 M17 M2 M20 M23 M26 M29 M33 M35 M37 M39 M5 M6 M9 N8 P1 P2 P36 P38 P40 P5 P6 R33 R35 R37 R39 R8 T1 T5 T6 U8 V1 V2 V33 V34 V35 V36 V37 V38 V39 V40 V5 W6 Y5 Y8 VSS_181 VSS_271 VSS_182 VSS_272 VSS_183 VSS_273 VSS_184 VSS_274 VSS_185 VSS_275 VSS_186 VSS_276 VSS_187 VSS_277 VSS_188 VSS_278 VSS_189 VSS_279 VSS_190 VSS_280 VSS_191 VSS_281 VSS_192 VSS_282 VSS_193 VSS_283 VSS_194 VSS_284 VSS_195 VSS_285 VSS_196 VSS_286 VSS_197 VSS_287 VSS_198 VSS_288 VSS_199 VSS_289 VSS_200 VSS_290 VSS_201 VSS_291 VSS_202 VSS_292 VSS_203 VSS_293 VSS_204 VSS_294 VSS_205 VSS_295 VSS_206 VSS_296 VSS_207 VSS_297 VSS_208 VSS_298 VSS_209 VSS_299 VSS_210 VSS_300 VSS_211 VSS_301 VSS_212 VSS_302 VSS_213 VSS_303 VSS_214 VSS_304 VSS_215 VSS_305 VSS_216 VSS_306 VSS_217 VSS_307 VSS_218 VSS_308 VSS_219 VSS_309 VSS_220 VSS_310 VSS_221 VSS_311 VSS_222 VSS_312 VSS_223 VSS_313 VSS_224 VSS_314 VSS_225 VSS_315 VSS_226 VSS_316 VSS_227 VSS_317 VSS_228 VSS_318 VSS_229 VSS_319 VSS_230 VSS_320 VSS_231 VSS_321 VSS_232 VSS_322 VSS_233 VSS_323 VSS_234 VSS_324 VSS_235 VSS_325 VSS_236 VSS_326 VSS_237 VSS_327 VSS_238 VSS_328 VSS_239 VSS_329 VSS_240 VSS_330 VSS_241 VSS_331 VSS_242 VSS_332 VSS_243 VSS_333 VSS_244 VSS_334 VSS_245 VSS_335 VSS_246 VSS_336 VSS_247 VSS_337 VSS_248 VSS_338 VSS_249 VSS_339 VSS_250 VSS_340 VSS_251 VSS_341 VSS_252 VSS_342 VSS_253 VSS_343 VSS_254 VSS_344 VSS_255 VSS_345 VSS_256 VSS_346 VSS_257 VSS_347 VSS_258 VSS_348 VSS_259 VSS_349 VSS_260 VSS_350 VSS_261 VSS_351 VSS_262 VSS_352 VSS_263 VSS_353 VSS_264 VSS_354 VSS_265 VSS_355 VSS_266 VSS_356 VSS_267 VSS_357 VSS_268 VSS_358 VSS_269 VSS_359 VSS_270 VSS_360 VSS_NCTF_03 VSS_NCTF_04 V_CPU_VCCIO M13 CC18 10UF 10V 0805 Y5V D AV11 AV14 AV17 AV3 AV35 AV38 AV6 AW10 AW11 AW14 AW16 AW36 AW6 AY11 AY14 AY18 AY35 AY4 AY6 AY8 B10 B13 B14 B17 B23 B26 B29 B32 B35 B38 B6 C11 C12 C17 C20 C23 C26 C29 C32 C35 C7 C8 D17 D2 D20 D23 D26 D29 D32 D37 D39 D4 D5 D9 E11 E12 E17 E20 E23 E26 E29 E32 E36 E7 E8 F1 F10 F13 F14 F17 F2 F20 F23 F26 F29 F35 F37 F39 F5 F6 F9 G11 G12 G17 G20 G23 G26 G29 G34 G7 AY37 B3 BIOSTAR_D V1_4 A17 A23 A26 A29 A35 AA33 AA34 AA35 AA36 AA37 AA38 AA6 AB5 AC1 AC6 AD33 AD36 AD38 AD39 AD40 AD5 AD8 AE3 AE33 AE36 AF1 AF34 AF36 AF37 AF40 AF5 AF6 AF7 AG36 AH2 AH3 AH33 AH36 AH37 AH38 AH39 AH40 AH5 AH8 AJ12 AJ15 AJ18 AJ21 AJ25 AJ27 AJ36 AJ5 AK1 AK10 AK13 AK14 AK16 AK22 AK28 AK31 AK32 AK33 AK34 AK35 AK36 AK37 AK4 AK40 AK5 AK6 AK7 AK8 AK9 AL11 AL14 AL17 AL19 AL24 AL27 AL30 AL36 AL5 AM1 AM11 AM14 AM17 AM2 AM21 AM23 AM25 A4 AV39 D VSS_001 VSS_091 VSS_002 VSS_092 VSS_003 VSS_093 VSS_004 VSS_094 VSS_005 VSS_095 VSS_006 VSS_096 VSS_007 VSS_097 VSS_008 VSS_098 VSS_009 VSS_099 VSS_010 VSS_100 VSS_011 VSS_101 VSS_012 VSS_102 VSS_013 VSS_103 VSS_014 VSS_104 VSS_015 VSS_105 VSS_016 VSS_106 VSS_017 VSS_107 VSS_018 VSS_108 VSS_019 VSS_109 VSS_020 VSS_110 VSS_021 VSS_111 VSS_022 VSS_112 VSS_023 VSS_113 VSS_024 VSS_114 VSS_025 VSS_115 VSS_026 VSS_116 VSS_027 VSS_117 VSS_028 VSS_118 VSS_029 VSS_119 VSS_030 VSS_120 VSS_031 VSS_121 VSS_032 VSS_122 VSS_033 VSS_123 VSS_034 VSS_124 VSS_035 VSS_125 VSS_036 VSS_126 VSS_037 VSS_127 VSS_038 VSS_128 VSS_039 VSS_129 VSS_040 VSS_130 VSS_041 VSS_131 VSS_042 VSS_132 VSS_043 VSS_133 VSS_044 VSS_134 VSS_045 VSS_135 VSS_046 VSS_136 VSS_047 VSS_137 VSS_048 VSS_138 VSS_049 VSS_139 VSS_050 VSS_140 VSS_051 VSS_141 VSS_052 VSS_142 VSS_053 VSS_143 VSS_054 VSS_144 VSS_055 VSS_145 VSS_056 VSS_146 VSS_057 VSS_147 VSS_058 VSS_148 VSS_059 VSS_149 VSS_060 VSS_150 VSS_061 VSS_151 VSS_062 VSS_152 VSS_063 VSS_153 VSS_064 VSS_154 VSS_065 VSS_155 VSS_066 VSS_156 VSS_067 VSS_157 VSS_068 VSS_158 VSS_069 VSS_159 VSS_070 VSS_160 VSS_071 VSS_161 VSS_072 VSS_162 VSS_073 VSS_163 VSS_074 VSS_164 VSS_075 VSS_165 VSS_076 VSS_166 VSS_077 VSS_167 VSS_078 VSS_168 VSS_079 VSS_169 VSS_080 VSS_170 VSS_081 VSS_171 VSS_082 VSS_172 VSS_083 VSS_173 VSS_084 VSS_174 VSS_085 VSS_175 VSS_086 VSS_176 VSS_087 VSS_177 VSS_088 VSS_178 VSS_089 VSS_179 VSS_090 VSS_180 VSS_NCTF_01 VSS_NCTF_02 AM27 AM3 AM30 AM36 AM37 AM38 AM39 AM4 AM40 AM5 AN10 AN11 AN14 AN17 AN19 AN22 AN24 AN27 AN30 AN31 AN32 AN33 AN34 AN35 AN36 AN5 AN6 AN7 AN8 AN9 AP1 AP11 AP14 AP17 AP22 AP25 AP27 AP30 AP36 AP37 AP4 AP40 AP5 AR11 AR14 AR17 AR18 AR19 AR27 AR30 AR36 AR5 AT1 AT10 AT12 AT13 AT15 AT16 AT17 AT2 AT25 AT27 AT28 AT29 AT3 AT30 AT31 AT32 AT33 AT34 AT35 AT36 AT37 AT38 AT39 AT4 AT40 AT5 AT6 AT7 AT8 AT9 AU1 AU15 AU26 AU34 AU4 AU6 AU8 AV10 CPU1I LGA 1155 SOCKET Rev 7.0 IH61X-MHS Tuesday, April 10, 2012 Sheet of 41 M_DATA_A[0 63] DDR3_A1A 5 5 5 5 5 5 5 5 D M_DQS_A_DN0 M_DQS_A_DP0 M_DQS_A_DN1 M_DQS_A_DP1 M_DQS_A_DN2 M_DQS_A_DP2 M_DQS_A_DN3 M_DQS_A_DP3 M_DQS_A_DN4 M_DQS_A_DP4 M_DQS_A_DN5 M_DQS_A_DP5 M_DQS_A_DN6 M_DQS_A_DP6 M_DQS_A_DN7 M_DQS_A_DP7 M_DQS_A_DN0 M_DQS_A_DP0 M_DQS_A_DN1 M_DQS_A_DP1 M_DQS_A_DN2 M_DQS_A_DP2 M_DQS_A_DN3 M_DQS_A_DP3 M_DQS_A_DN4 M_DQS_A_DP4 M_DQS_A_DN5 M_DQS_A_DP5 M_DQS_A_DN6 M_DQS_A_DP6 M_DQS_A_DN7 M_DQS_A_DP7 C 10,14,21,22 SMB_DATA_RESUME 10,14,21,22 SMB_CLK_RESUME M_MAA_A[0 15] M_MAA_A[0 15] B SMB_DATA_RESUME SMB_CLK_RESUME M_SBS_A2 M_MAA_A0 M_MAA_A1 M_MAA_A2 M_MAA_A3 M_MAA_A4 M_MAA_A5 M_MAA_A6 M_MAA_A7 M_MAA_A8 M_MAA_A9 M_MAA_A10 M_MAA_A11 M_MAA_A12 M_MAA_A13 M_MAA_A14 M_MAA_A15 M_SBS_A2 15 16 24 25 33 34 84 85 93 94 102 103 111 112 42 43 125 126 134 135 143 144 152 153 203 204 212 213 221 222 230 231 161 162 DQS0DQS0 DQS1DQS1 DQS2DQS2 DQS3DQS3 DQS4DQS4 DQS5DQS5 DQS6DQS6 DQS7DQS7 DQS8DQS8 DQS9 DQS9DQS10 DQS10DQS11 DQS11DQS12 DQS12DQS13 DQS13DQS14 DQS14DQS15 DQS15DQS16 DQS16DQS17 DQS17- 39 40 45 46 158 159 164 165 CB0 CB1 CB2 CB3 CB4 CB5 CB6 CB7 79 238 118 RSVD SDA SCL 188 181 61 180 59 58 178 56 177 175 70 55 174 196 172 171 52 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16/BA2 DQ63 DQ62 DQ61 DQ60 DQ59 DQ58 DQ57 DQ56 DQ55 DQ54 DQ53 DQ52 DQ51 DQ50 DQ49 DQ48 DQ47 DQ46 DQ45 DQ44 DQ43 DQ42 DQ41 DQ40 DQ39 DQ38 DQ37 DQ36 DQ35 DQ34 DQ33 DQ32 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 NC/PAR_IN NC/ERR_OUT BLACK NC/TEST4 M_DATA_A63 M_DATA_A62 M_DATA_A61 M_DATA_A60 M_DATA_A59 M_DATA_A58 M_DATA_A57 M_DATA_A56 M_DATA_A55 M_DATA_A54 M_DATA_A53 M_DATA_A52 M_DATA_A51 M_DATA_A50 M_DATA_A49 M_DATA_A48 M_DATA_A47 M_DATA_A46 M_DATA_A45 M_DATA_A44 M_DATA_A43 M_DATA_A42 M_DATA_A41 M_DATA_A40 M_DATA_A39 M_DATA_A38 M_DATA_A37 M_DATA_A36 M_DATA_A35 M_DATA_A34 M_DATA_A33 M_DATA_A32 M_DATA_A31 M_DATA_A30 M_DATA_A29 M_DATA_A28 M_DATA_A27 M_DATA_A26 M_DATA_A25 M_DATA_A24 M_DATA_A23 M_DATA_A22 M_DATA_A21 M_DATA_A20 M_DATA_A19 M_DATA_A18 M_DATA_A17 M_DATA_A16 M_DATA_A15 M_DATA_A14 M_DATA_A13 M_DATA_A12 M_DATA_A11 M_DATA_A10 M_DATA_A9 M_DATA_A8 M_DATA_A7 M_DATA_A6 M_DATA_A5 M_DATA_A4 M_DATA_A3 M_DATA_A2 M_DATA_A1 M_DATA_A0 234 233 228 227 115 114 109 108 225 224 219 218 106 105 100 99 216 215 210 209 97 96 91 90 207 206 201 200 88 87 82 81 156 155 150 149 37 36 31 30 147 146 141 140 28 27 22 21 138 137 132 131 19 18 13 12 129 128 123 122 10 68 53 167 VCC3_3 5 M_SCKE_A0 M_SCKE_A1 M_SBS_A0 M_SBS_A1 M_SBS_A0 M_SBS_A1 5 5 5 51 54 57 60 62 65 66 69 72 75 78 170 173 176 179 182 183 186 189 191 194 197 236 VDDQ1 (P) VDDQ2 (P) VDDQ3 (P) VDDQ4 (P) VDDQ5 (P) VDDQ6 (P) VDDQ7 (P) VDDQ8 (P) VDDQ9 (P) VDDQ10 (P) VDDQ11 (P) VDD1 (P) VDD2 (P) VDD3 (P) VDD4 (P) VDD5 (P) VDD6 (P) VDD7(P) VDD8(P) VDD9(P) VDD10(P) VDD11(P) VDDSPD(P) 67 VREFCA VREFDQ 117 237 SA0 SA1 50 169 CKE0 CKE1 71 190 BA0 BA1 DDR3_DRAMRST_N 168 M_WE_A_N 73 M_RAS_A_N 192 M_CAS_A_N 74 193 76 5,10 DDR3_DRAMRST_N M_WE_A_N M_RAS_A_N M_CAS_A_N M_SCS_A_N0 M_SCS_A_N1 M_ODT_A0 M_ODT_A1 CK_M_DDR1_A_DN CK_M_DDR1_A_DP CK_M_DDR0_A_DN CK_M_DDR0_A_DP DDR3_A1B DIMM_CA_VREF DQA_VREF 5 V_SM M_DATA_A[0 63] RESET WERASCASS-0 S-1 195 77 ODT0 ODT1 64 63 185 184 CK-1 CK1 CK-0 CK0 48 49 187 198 VSS1(P) VSS2(P) VSS3(P) VSS4(P) VSS5(P) VSS6(P) VSS7(P) VSS8(P) VSS9(P) VSS10(P) VSS11(P) VSS12(P) VSS13(P) VSS60(P) VSS14(P) VSS15(P) VSS16(P) VSS17(P) VSS18(P) VSS19(P) VSS20(P) VSS21(P) VSS22(P) VSS23(P) VSS24(P) VSS25(P) VSS26(P) VSS27(P) VSS28(P) VSS29(P) VSS30(P) VSS31(P) VSS32(P) VSS33(P) VSS34(P) VSS35(P) VSS36(P) VSS37(P) VSS38(P) VSS39(P) VSS40(P) VSS41(P) VSS42(P) VSS43(P) VSS44(P) VSS45(P) VSS46(P) VSS47(P) VSS48(P) VSS49(P) VSS50(P) VSS51(P) VSS52(P) VSS53(P) VSS54(P) VSS55(P) VSS56(P) VSS57(P) VSS58(P) VSS59(P) 11 14 17 20 23 26 29 32 35 38 41 44 47 80 83 86 92 95 98 101 104 107 110 113 116 119 121 124 127 130 133 136 139 142 145 148 151 154 157 160 163 166 199 202 205 208 211 214 217 220 223 226 229 232 235 239 89 VTT VTT 120 240 FREE1 FREE2 FREE3 FREE4 D V_SM Near DDR3_A1 MC2 1UF 10V Y5V 0402 MC7 1UF 10V Y5V 0402 MC6 0.1UF 16V Y5V 0402 C V_SM_VTT MC14 10UF 10V 0805 Y5V VCC3_3 MC15 0.1UF 16V Y5V 0402 DDR3_DRAMRST_N SMB_DATA_RESUME SMB_CLK_RESUME MC3 100P 50V NPO 0402 MC4 100P 50V NPO 0402 MC5 100P 50V NPO 0402 B V_SM_VTT DDR3-240 PIN-R DDR3-240 PIN-R V_SM MR1 1K 1% 0402 A V_SM DQA_VREF MR4 1K 1% 0402 MR5 1K 1% 0402 for Ivy bridge DQA_VREF MC11 0.1UF 16V Y5V 0402 Near DIMM Slot DIMM_CA_VREF MR6 1K 1% 0402 MC16 1UF 10V Y5V 0402 A DIMM_CA_VREF 10 MC17 0.1UF 16V Y5V 0402 Title DDR2 DIMMA1 Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet of 41 M_DATA_B[0 63] DDR3_B1A 6 6 6 6 6 6 6 6 D M_DQS_B_DN0 M_DQS_B_DP0 M_DQS_B_DN1 M_DQS_B_DP1 M_DQS_B_DN2 M_DQS_B_DP2 M_DQS_B_DN3 M_DQS_B_DP3 M_DQS_B_DN4 M_DQS_B_DP4 M_DQS_B_DN5 M_DQS_B_DP5 M_DQS_B_DN6 M_DQS_B_DP6 M_DQS_B_DN7 M_DQS_B_DP7 M_DQS_B_DN0 M_DQS_B_DP0 M_DQS_B_DN1 M_DQS_B_DP1 M_DQS_B_DN2 M_DQS_B_DP2 M_DQS_B_DN3 M_DQS_B_DP3 M_DQS_B_DN4 M_DQS_B_DP4 M_DQS_B_DN5 M_DQS_B_DP5 M_DQS_B_DN6 M_DQS_B_DP6 M_DQS_B_DN7 M_DQS_B_DP7 C 9,14,21,22 SMB_DATA_RESUME 9,14,21,22 SMB_CLK_RESUME M_MAA_B[0 15] M_MAA_B[0 15] B SMB_DATA_RESUME SMB_CLK_RESUME M_SBS_B2 M_MAA_B0 M_MAA_B1 M_MAA_B2 M_MAA_B3 M_MAA_B4 M_MAA_B5 M_MAA_B6 M_MAA_B7 M_MAA_B8 M_MAA_B9 M_MAA_B10 M_MAA_B11 M_MAA_B12 M_MAA_B13 M_MAA_B14 M_MAA_B15 M_SBS_B2 15 16 24 25 33 34 84 85 93 94 102 103 111 112 42 43 125 126 134 135 143 144 152 153 203 204 212 213 221 222 230 231 161 162 DQS0DQS0 DQS1DQS1 DQS2DQS2 DQS3DQS3 DQS4DQS4 DQS5DQS5 DQS6DQS6 DQS7DQS7 DQS8DQS8 DQS9 DQS9DQS10 DQS10DQS11 DQS11DQS12 DQS12DQS13 DQS13DQS14 DQS14DQS15 DQS15DQS16 DQS16DQS17 DQS17- 39 40 45 46 158 159 164 165 CB0 CB1 CB2 CB3 CB4 CB5 CB6 CB7 79 238 118 RSVD SDA SCL 188 181 61 180 59 58 178 56 177 175 70 55 174 196 172 171 52 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16/BA2 DQ63 DQ62 DQ61 DQ60 DQ59 DQ58 DQ57 DQ56 DQ55 DQ54 DQ53 DQ52 DQ51 DQ50 DQ49 DQ48 DQ47 DQ46 DQ45 DQ44 DQ43 DQ42 DQ41 DQ40 DQ39 DQ38 DQ37 DQ36 DQ35 DQ34 DQ33 DQ32 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 NC/PAR_IN NC/ERR_OUT BLACK NC/TEST4 234 233 228 227 115 114 109 108 225 224 219 218 106 105 100 99 216 215 210 209 97 96 91 90 207 206 201 200 88 87 82 81 156 155 150 149 37 36 31 30 147 146 141 140 28 27 22 21 138 137 132 131 19 18 13 12 129 128 123 122 10 68 53 167 M_DATA_B63 M_DATA_B62 M_DATA_B61 M_DATA_B60 M_DATA_B59 M_DATA_B58 M_DATA_B57 M_DATA_B56 M_DATA_B55 M_DATA_B54 M_DATA_B53 M_DATA_B52 M_DATA_B51 M_DATA_B50 M_DATA_B49 M_DATA_B48 M_DATA_B47 M_DATA_B46 M_DATA_B45 M_DATA_B44 M_DATA_B43 M_DATA_B42 M_DATA_B41 M_DATA_B40 M_DATA_B39 M_DATA_B38 M_DATA_B37 M_DATA_B36 M_DATA_B35 M_DATA_B34 M_DATA_B33 M_DATA_B32 M_DATA_B31 M_DATA_B30 M_DATA_B29 M_DATA_B28 M_DATA_B27 M_DATA_B26 M_DATA_B25 M_DATA_B24 M_DATA_B23 M_DATA_B22 M_DATA_B21 M_DATA_B20 M_DATA_B19 M_DATA_B18 M_DATA_B17 M_DATA_B16 M_DATA_B15 M_DATA_B14 M_DATA_B13 M_DATA_B12 M_DATA_B11 M_DATA_B10 M_DATA_B9 M_DATA_B8 M_DATA_B7 M_DATA_B6 M_DATA_B5 M_DATA_B4 M_DATA_B3 M_DATA_B2 M_DATA_B1 M_DATA_B0 M_DATA_B[0 63] DDR3_B1B 51 54 57 60 62 65 66 69 72 75 78 170 173 176 179 182 183 186 189 191 194 197 236 VCC3_3 DIMM_CA_VREF DQB_VREF DIMM_CA_VREF 67 M_SCKE_B0 M_SCKE_B1 6 M_SBS_B0 M_SBS_B1 M_SBS_B0 M_SBS_B1 6 50 169 CKE0 CKE1 71 190 BA0 BA1 6 6 195 77 M_ODT_B0 M_ODT_B1 CK_M_DDR1_B_DN CK_M_DDR1_B_DP CK_M_DDR0_B_DN CK_M_DDR0_B_DP VREFCA VREFDQ SA0 SA1 DDR3_DRAMRST_N 168 M_WE_B_N 73 M_RAS_B_N 192 M_CAS_B_N 74 193 76 5,9 DDR3_DRAMRST_N M_WE_B_N M_RAS_B_N M_CAS_B_N M_SCS_B_N0 M_SCS_B_N1 VDDQ1 (P) VDDQ2 (P) VDDQ3 (P) VDDQ4 (P) VDDQ5 (P) VDDQ6 (P) VDDQ7 (P) VDDQ8 (P) VDDQ9 (P) VDDQ10 (P) VDDQ11 (P) VDD1 (P) VDD2 (P) VDD3 (P) VDD4 (P) VDD5 (P) VDD6 (P) VDD7(P) VDD8(P) VDD9(P) VDD10(P) VDD11(P) VDDSPD(P) 117 237 VCC3_3 6 V_SM RESET WERASCASS-0 S-1 ODT0 ODT1 64 63 185 184 CK-1 CK1 CK-0 CK0 48 49 187 198 FREE1 FREE2 FREE3 FREE4 VSS1(P) VSS2(P) VSS3(P) VSS4(P) VSS5(P) VSS6(P) VSS7(P) VSS8(P) VSS9(P) VSS10(P) VSS11(P) VSS12(P) VSS13(P) VSS60(P) VSS14(P) VSS15(P) VSS16(P) VSS17(P) VSS18(P) VSS19(P) VSS20(P) VSS21(P) VSS22(P) VSS23(P) VSS24(P) VSS25(P) VSS26(P) VSS27(P) VSS28(P) VSS29(P) VSS30(P) VSS31(P) VSS32(P) VSS33(P) VSS34(P) VSS35(P) VSS36(P) VSS37(P) VSS38(P) VSS39(P) VSS40(P) VSS41(P) VSS42(P) VSS43(P) VSS44(P) VSS45(P) VSS46(P) VSS47(P) VSS48(P) VSS49(P) VSS50(P) VSS51(P) VSS52(P) VSS53(P) VSS54(P) VSS55(P) VSS56(P) VSS57(P) VSS58(P) VSS59(P) 11 14 17 20 23 26 29 32 35 38 41 44 47 80 83 86 92 95 98 101 104 107 110 113 116 119 121 124 127 130 133 136 139 142 145 148 151 154 157 160 163 166 199 202 205 208 211 214 217 220 223 226 229 232 235 239 89 VTT VTT 120 240 V_SM Near DDR3_B1 D MC8 0.1UF 16V Y5V 0402 MC23 1UF 10V Y5V 0402 MC26 0.1UF 16V Y5V 0402 V_SM Near CPU MC19 10UF 10V 0805 Y5V MC21 10UF 10V 0805 Y5V MC9 0.1UF 16V Y5V 0402 MC12 0.1UF 16V Y5V 0402 C V_SM_VTT MC28 0.1UF 16V Y5V 0402 MC29 0.1UF 16V Y5V 0402 B V_SM_VTT DDR3-240 PIN-R DDR3-240 PIN-R V_SM MR7 1K 1% 0402 A for Ivy bridge DQB_VREF MR10 1K 1% 0402 DQB_VREF A Title MC25 0.1UF 16V Y5V 0402 DDR2 DIMMB1 Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 10 of 41 LAN PART: L+Reference LC6 LL1 INDUCTOR 4.7UH 1.3A DIP PR44 0.1UF 16V Y5V 0402 LC9 LC10 0805 VDD10 EVDD10 & VDD10 LC26 33P 50V NPO 0402 1UF 10V Y5V 0402 0.1UF 16V Y5V 0402 C7 C8 LC11 LC13 22UF 6.3V X5R 0805 10UF 10V 0805 Y5V /NI C4 C3 LC14 LC15 LC16 LC17 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 C2 LC20 LC21 LC22 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 Near LL1 CRYSTAL VDD33 AVDD33_REG VDD33 LFB2 BEAD 60 0805 1A LC7 LC8 C5 10UF 10V 0805 Y5V 0.1UF 16V Y5V 0402 C6 49 GND 10 11 12 MDIP0 MDIN0 AVDD10 MDIP1 MDIN1 AVDD10(NC) MDIP2(NC) MDIN2(NC) AVDD10(NC) MDIP3(NC) MDIN3(NC) AVDD33(NC) RJ45USB1B TX+ MDI0- TX- MDI1+ RX+ MDI1- MDI2- RX- MDI3+ N/C3 10 R3 LC25 0.01UF 25V X7R 0402 GLED+ 12 YLED- 13 LED-100-A YLED+ 14 LED-1000-A N/C1 MDI2+ MDI3LAN_V_DAC RJ45_GNDP GLED- 11 N/C2 N/C4 V_DAC GNDP GND1 GND2 GND3 GND4 LR11 220 0402 LR12 220 0402 LR13 220 0402 R1 LR14 220 0402 /NI R2 LR15 220 0402 LED-LINK-A VDD33 EESK-100 13 14 15 16 17 18 19 20 21 22 23 24 MDI0+ VDD33 EEDO-1000 VDD10 C LU1 MDI0+ MDI0VDD10 MDI1+ MDI1VDD10 MDI2+ MDI2VDD10 MDI3+ MDI3VDD33 FOR RTL8111E INSTALL C2,C3,C4 FOR RTL8105E NI C2,C3,C4 PUT C2 TO PIN6 , C3 TO PIN9, C4 TO PIN41 AVDD33_REG LC27 33P 50V NPO 0402 G1 G2 G7 G8 12 12 IO_GND LANUSB_GBMA 17 17 LR16 0402 12 12 B LC18 LC19 GBEA_TXP GBEA_TXN GBE_HSOPP GBE_HSONN FOR RTL8111E INSTALL C1 FOR RTL8105E NI C1 PUT C1 TO PIN 12 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 VDD33 VDD33 RSET VDD10 XTAL2 XTAL1 VDD33 VDD10 LED-LINK-A VDD33 GPO EESK-100 LC1 LC2 LC3 LC4 LC5 LR1 2.49K 1% 0402 48 47 46 45 44 43 42 41 40 39 38 37 C1 BEAD 60 0805 1A EVDD10 AVDD33 AVDD33 RSET AVDD10 CKXTAL2 CKXTAL1 AVDD33 DVDD10(NC) LED0 DVDD3 GPO/SMBALERT LED1/EESK REGOUT DVDD10 SMBCLK(NC) SMBDATA(NC) CLKREQB HSIP HSIN REFCLK_P REFCLK_N EVDD10 HSOP HSON GND VDD33 LFB1 D XTAL1 LY1 25MHZ 20PF 30PPM XTAL2 SDATA CLKREQB GBE_HSIP GBE_HSIN +3V3_DUAL LC23 LC24 FOR RTL8111E,INSTALL R3 TO 0ohm FOR RTL8105E, INSTALL R3 TO 0.01UF 1 MTP95 MTP96 GBE_CLKP GBE_CLKN VDD33 D VDD10 NEAR CONTROLLER REGOUT VDDREG VDDREG ENSWREG EEDI/SDA LED3/EEDO EECS/SCL DVDD10 LANWAKEB DVDD33 ISOLATEB PERSTB 36 35 34 33 32 31 30 29 28 27 26 25 REGOUT AVDD33_REG AVDD33_REG ENSW EEDI/SDA EEDO-1000 EECS/SCL VDD10 VDD33 ISOLATEB AVDD33_REG R4 LR7 0402 LR8 0402 /NI VCC3_3 VDD33 R5 WAKE_N 14,21,22 PCIERST3 28 LR9 1K 0402 LR10 15K 0402 C RTL8111F-CG QFN48 VDD33 EVDD10 0.1UF 16V X7R 0402 0.1UF 16V X7R 0402 GBE_CLKP GBE_CLKN GBEA_RXP GBEA_RXN MTP93 MTP94 CLKREQB LR2 10K 0402 GPO LR3 1K 0402 EEDI/SDA LR4 10K 0402 EECS/SCL LR5 10K 0402 SDATA LR6 10K 0402 Internal EEPROM selected 0.1UF 16V X7R 0402 0.1UF 16V X7R 0402 LAN STRAP AND PULLS B CLOSE TO LAN IC FOR RTL8111E,INSTALL R2; NI R1 FOR RTL8105E, INSTALL R1;NI R2 FOR RTL8111E,RJ45USB1 VALUE IS LANUSB_GBMA FOR RTL8105E, RJ45USB1 VALUE IS RJ45USBA CONN LAN CONNECTOR COMPONENT CONTRAST LIST LAN PARTS C1 C2 C3 C4 R1 R2 R3 L1 R4 R5 L2 C5 C6 C7 C8 RJ45 CONN RTL8111E/F O O O O X O 0ohm O O X O O O O O LANUSB_GBMA Title RTL8105E X X X X O X 0.01uF X X O X X X X X RJ45USBA CONN Size B Document Number Date: Tuesday, April 10, 2012 A A RTL8111F/8105E Rev 7.0 IH61X-MHS Sheet 27 of 41 VCC3_3 4.7K 0402 /NI DTR1# JP4 SR4 1K 0402 PWRGD_150 SR6 4.7K 0402 CHIP_THERM SR5 4.7K 0402 /NI L_FRAME_N SR11 10K 0402 PCIERST1 SR16 4.7K 0402 SPI_WP 14 SML1DATA_PCH 14 SML1CLK_PCH 29 29 29 29 29 29 29 29 D RTS1# DSR1# SOUT1 SIN1 DTR1# DCD1# RI1# CTS1# RTS1# DSR1# SOUT1 SIN1 DTR1# DCD1# RI1# CTS1# SC2 1UF 10V Y5V 0402 64-LQFP 1K 0402 PCH_DPWROK SR1 10K 0402 IO_SUSACK# SR2 10K 0402 30 30 30 IO_SUSWARN# 37 IO_GP22 19 SPI_WP 14 PCH_DPWROK 14 CHIP_THERM +3V3_DUAL SR7 4.7K 0402 SR9 10K 0402 SR12 1K 0402 RI1# 21,22 PCIERST_SLOT SPI_WP PCH_DPWROK CHIP_THERM SR59 7,14 PLTRST_N 13 SER_IRQ 14 L_FRAME_N 14 LAD0 PCIERST3 SR60 PLTRST_N +3V3_STBY SU1_VCORE SU1_VCORE 10 11 12 13 14 15 16 FAN_TAC2/GP52 FAN_CTL2/GP51 FAN_TAC3/GP37 FAN_CTL3/GP36 5VSB_CTL# ATXPG/GP30 DPWROK/CPU_PG/GP23 GP22 SUSACK#/PWRGD1 PCIRST1#/GP12 3VSB VCORE LRESET# SERIRQ LFRAME# LAD0 VCC CAPS SU1_VCORE D SQ1 2N3906 SOT23 IO_GNDA SYSTEM TEMPERATURE VIN4 VREF TMPIN1 TMPIN2 GNDA/TSDRSMRST#/CIRRX1/GP55 PCIRST3#/GP10 MCLK/GP56 MDAT/GP57 KCLK/GP60 KDAT/GP61 3VSBSW#/GP40 PWRGD3 SUSC#/GP53 PSON#/GP42 PANSWH#/GP43 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 VIN4 VREF SC3 1UF 10V Y5V 0402 TMPIN2 IO_GNDA SIO_RSMRST_N PCIERST3 MCLK MDAT KCLK KDAT PWRGD_150 SR17 SLP_S4_N PS_ON_N PWRBTN_ SFB2 BEAD 60 0805 1A SIO_RSMRST_N 14,34 PCIERST3 27 MCLK 29 MDAT 29 KCLK 29 KDAT 29 ACPI_LED 32 PWRGD_3V 13,14,34 SLP_S4_N 14 PS_ON_N 32 PWRBTN_ 32 33 0402 C 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 0.1UF 16V Y5V 0402 14 14 14 13 13 17 +3V3_STBY SC5 0402 IO_SUSACK# PCIERST1 33 0402 SIO_RSMRST_N SUPERIO PULLS SC4 FAN1_TACH FAN_CTL1 FAN2_TACH SC1 2200P 50V X7R 0402 SU1 LAD1 LAD2 LAD3 KRST#/GP62 GA20 PCICLK GPO50/JP1 CLKIN SUSWARN#/SST/AMDTSI_D PECI/AMDTSI_C SYS_3VSB COPEN# VBAT SUSB# PWRON#/GP44 PME#/GP54 SR10 TMPIN2 VIN0 VIN1 VIN2 VIN3 IT8772EEX +3V3_STBY C VCC3_SIO B SR15 VCC3_3 SML1DATA_PCH SML1CLK_PCH E JP3 C JP2 SOUT1 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 RTS1# 4.7K 0402 /NI CTS1#/GP31 RI1#/GP32 DCD1#/GP33 DTR1#/JP4 SIN1/GP41 SOUT1/JP3 DSR1#/GP45 RTS1#/JP2 VCORE_EN/PCH_C VLDT_EN/PCH_D/GP65 GNDD AVCC3 VIN0/VCORE(1.1V) VIN1/VDIMM(1.5V) VIN2(+12V_SEN) VIN3(+5V_SEN) 4.7K 0402 /NI SR14 PNP SR13 1UF 10V Y5V 0402 LAD1 LAD2 LAD3 KBRST_N A20GATE PCLK_IO V_SM 14 14 14,34,35 VRTC PCLK_IO IO_JP1 SIO_COPEN# SR22 SIO_RSMRST_IN SR26 1K 0402 100 0402 PECI IO_SUSWARN# IO_48MHZ 33 0402 SR8 8.2K 0402 B V_CPU_CORE IO_PME_N SW_ON_N SLP_S3_N SW_ON_N SLP_S3_N VCC12 VCC5 +5V_STBY SR58 C41 1UF 10V Y5V 0402 +3V3_DUAL H_PECI IO_48MHZ 17 B HARDWARE MONITOR When Enabel UVP/OVP Voltage Range +12V_VIN2 Voltage Range 14.40V~8.90V MTP62 MTP63 A 1 SLP_S3_N SLP_S4_N MTP66 PLTRST_N MTP67 MTP68 1 PCLK_IO IO_48MHZ SR28 1K 1% 0402 SC8 SC9 0.1UF 16V Y5V 0402 0.1UF 16V Y5V 0402 SR29 1K 1% 0402 SR30 10K 1% 0402 SR31 14.7K 1% 0402 SR34 4.99K 1% 0402 SR36 2K 1% 0402 SR37 10K 1% 0402 SR38 10K 1% 0402 VIN0 VIN1 VIN2 VIN3 +5V_VIN2 Voltage Range 6.00V~4.00V AVCC3_VIN3 Voltage Range 3.90V~2.47V VIN4 A NEAR CONTROLLER IO_GNDA Title SUPER I/O ITE IT8772E Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 28 of 41 COM PORT KEYBOARD & MOUSE VCC5 POWER_JUSB2 KBMS1A MINI DIN CONN PC99 G1 G2 G3 VCC12 SU2 D 28 28 28 28 28 28 28 28 20 19 18 17 16 15 14 13 12 11 DCD1# DSR1# SIN1 RTS1# SOUT1 CTS1# DTR1# RI1# VCC ROUT1 ROUT2 ROUT3 DIN1 DIN2 ROUT4 DIN3 ROUT5 GND V+ RIN1 RIN2 RIN3 DOUT1 DOUT2 RIN4 DOUT3 RIN5 V- 10 SR24 2.2K 0402 RIN1 RIN2 RIN3 DOUT1 DOUT2 RIN4 DOUT3 -XRI1 28 KDAT 28 KCLK 28 MDAT 28 MCLK SR25 2.2K 0402 SR32 2.2K 0402 SR33 2.2K 0402 SR18 33 0402 KB_DAT SR19 33 0402 KB_CLK KBMS1B MINI DIN CONN PC99 G4 10 12 ST75185CTR TSSOP VCC12- SC21 0.1UF 16V Y5V 0402 /NI C RIN1 DOUT2 DOUT1 -XRI1 SC23 0.1UF 16V Y5V 0402 /NI SR20 33 0402 MS_DAT G5 VCC5 SR23 SC32 0.1UF 16V Y5V 0402 /NI 11 MS_CLK 33 0402 SC17 47P 50V NPO 0402 SC18 47P 50V NPO 0402 SC10 47P 50V NPO 0402 SC11 47P 50V NPO 0402 SC12 0.1UF 16V Y5V 0402 IO_GND1 SQ4 CM1293 SOT23-6 /NI J_COM1 HEADER 2X5 N10 G RIN3 DOUT3 RIN2 RIN4 10 MS_CLK MS_DAT B2 B1 CM1293 A2 + A1 VCC12- VCC12 D C KB_DAT POWER_JUSB2 KB_CLK SFB5 0805 IO_GND1 B B A A Title COM / PS2 CONN Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 29 of 41 CPU FAN/SYSTEM FAN1 VCC5 SR42 FAN_CTL1 100 0402 CPU D1 BAV99 SOT23 SR43 4.7K 0402 CPU_FAN1 CPU_FAN_IN CPU_FAN_TACH WAFER 1X4 2.54MM SR44 A VCC12 K 28 D VCC5 SR41 4.7K 0402 KA D 27K 0402 FAN1_TACH 28 SR45 22K 0402 SC13 1UF 16V 0805 Y5V C C VCC5 SYSTEM1 D2 BAV99 SOT23 /NI SYS1_FAN_TACH SR47 KA SR46 4.7K 0402 SYS_FAN1 A K VCC12 27K 0402 FAN2_TACH 28 SR48 22K 0402 WAFER 1X3 B B A A Title HW MONITOR/FAN CONTROL Size A Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 30 of 41 POWER_JUSB1 Q6 CM1293 SOT23-6 * POWER_JUSB1 POLY FUSE 2.0A F1 C44 0.1UF 16V Y5V 0402 + CT3 USB_D1+ F_USB1 1000UF 6.3V 8X12 6.3X9 D 12 12 USB_D1USB_D1+ USB_D1USB_D1+ 2 10 USB_D0USB_D0+ USB_D0USB_D0+ USB_D0+ 12 12 B2 B1 CM1293 A1 A2 + VCC5 USB_D1- POWER_JUSB1 USB_D0- USB_D2+ D Q7 CM1293 SOT23-6 USB_D2- CT2,CT3 POWER_JUSB1 USB_D3- NETIN: 1000UF 6.3V 8X12 6.3X9 BOM: 1000UF 6.3V 8X12 6.3X9 -電解 560UF-S 6.3V 6.3X9 APAQ -固態 B2 B1 CM1293 A1 A2 + HEADER 2X5 N9 R-USB POWER_JUSB1 USB_D3+ C45 0.1UF 16V Y5V 0402 12 12 USB_D3USB_D3+ USB_D3USB_D3+ F_USB2 10 USB_D2USB_D2+ USB_D2USB_D2+ 12 12 C C HEADER 2X5 N9 R-USB POWER_JUSB2 Q5 CM1293 SOT23-6 CT2 12 12 USB_D9USB_D9+ USB_D11+ USB1 1000UF 6.3V 8X12 6.3X9 G3 G4 USB_D9USB_D9+ BACK PANEL USB G1 G2 USB_D8USB_D8+ USB_D8USB_D8+ 12 12 USB_D10+ USB CONN B2 B1 CM1293 A1 A2 + C43 0.1UF 16V Y5V 0402 + USB_D11- POWER_JUSB2 USB_D10- USB_D8+ Q8 CM1293 SOT23-6 PLACE NEAR CONN SFB6 0805 USB_D8- B IO_GND USB_D9- POWER_JUSB2 B2 B1 CM1293 A1 A2 + * POWER_JUSB2 POLY FUSE 2.0A F2 VCC5 B POWER_JUSB2 USB_D9+ RJ45USB1A USB5V LAN POWER_JUSB2 12 USB_D11- 12 USB_D11+ B1 VCC0 USB_D11- B2 DATA0- USB_D11+ B3 DATA0+ B4 GND0 C46 0.1UF 16V Y5V 0402 A1 12 USB_D10- 12 USB_D10+ USB_D10USB_D10+ A2 A3 A4 A GND2 G3 GND3 G4 GND4 G5 GND5 G6 VCC1 DATA1DATA1+ IO_GND GND1 A LANUSB_GBMA Title USB CONN Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 31 of 41 24 PIN POWER CONNECTOR JATXPWR VCC5 VCC12- VCC3_3 ATXPWR1 POWER CONN ATX 24P VCC3_3 VCC5 +5V_STBY VCC12 +5V_STBY D R8 4.7K 0402 28 PS_ON_N C47 470P 50V X7R 0402 13 3.3V 3.3V 14 -12V 3.3V 15 GND GND 16 PSON 5V 17 GND GND 18 GND 5V 19 GND GND 20 NC POK 21 5V 5VSB 22 5V 12V 10 23 5V 12V 11 24 GND DET 12 FOR EMI D VCC12 VCC12- FC1 470P 50V X7R 0402 VCC5 R9 4.7K 0402 +5V_STBY VCC5 FC2 470P 50V X7R 0402 VCC3_3 FC5 470P 50V X7R 0402 FC3 470P 50V X7R 0402 VCC3_3 FC6 470P 50V X7R 0402 VCC12 VCC5 FC4 0.1UF 16V Y5V 0402 + ECT1 470UF 16V 8X11.5 VCC3_3 FC7 0.1UF 16V Y5V 0402 FC19 0.1UF 16V Y5V 0402 C C VCC5 VCC3_3 VCC5 VCC5 C72 0.1UF 16V Y5V 0402 VCC5 C73 0.1UF 16V Y5V 0402 VCC5 C74 0.1UF 16V Y5V 0402 C75 0.1UF 16V Y5V 0402 FRONT PANEL HEADER SPK_VCC C SPK_DAT HDD_LED+ 14 SPKR 2.2K 0402 SPKR_B E FR5 FP_RST_N_H FR3 220 0402 VCC3_3 +3V3_STBY FQ2 2N3904 SOT23 FR8 100 0402 E B B FQ1 2N3904 SOT23 PANEL1 HEADER 2X8 N_P11 10 POWER_LED+ 12 13 POWER_LED6 14 PWRBTN_H 15 16 C FR2 68 0402 VCC3_3 B FR1 220 0402 FR4 FR7 4.7K 0402 10K 0402 B ACPI_LED 28 +3V3_STBY FR6 10K 0402 FR9 10K 0402 13 PCH_SATA_LED_N FR12 33 0402 PWRBTN_ 28 VCC3_3 FC9 0.1UF 16V Y5V 0402 FR10 10K 0402 14 FP_RST_N FR13 33 0402 A A FC8 0.1UF 16V Y5V 0402 Title 24PIN POWER CONN&FP Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 32 of 41 I O A R26 243 1% 0402 + AQ3_A R2 c51 1UF 10V Y5V 0402 D CT4 R1 D +5V_STBY +3V3_STBY R27 390 1% 0402 100UF 16V 5X11 2mm LR 6.3X5 Vout=Vref (1.25V) X ( 1+R2/R1 )=3.25V AQ3 AZ1117H-ADJ SOT-223 CT4,CT6,CT8 NETIN: 100UF 16V 5X11 2MM LR 6.3X5 BOM: 100UF 16V 5X11 2MM LR 6.3X5 -電解 100UF-S 16V 6.3X5 5X11 -固態 C C NC1 NC2 NC VCTNL C42 0.1UF 16V Y5V 0402 +5V_STBY VOUT GND1 REFEN +5V_STBY VIN GND2 U2 uP0109 PSOP8 3.36V +3V3_DUAL R31 19.1K 1% 0402 + D +5V_STBY G R28 4.7K 0402 R33 39.2K 1% 0402 +3V3_DUAL 0805 /NI B CT8 100UF 16V 5X11 2MM LR 6.3X5 C49 0.1UF 16V X7R 0402 S Q27 2N7002 SOT23 +3V3_STBY MTP72 None OF EUP + 2 CT6 100UF 16V 5X11 2mm LR 6.3X5 3 R34 B MTP69 +3V3_STBY +3V3_STBY D R29 14,34 SLP_SUSB +3V3_DUAL R32 VCC3_3 D4 10K 0402 S Q22 2N7002 SOT23 G R30 4.7K 0402 10K 0402 SLP_SUSB_R 28 SS12/5817 SMA /NI L:Disable +3V3_DUAL H:Enable +3V3_DUAL A A FOR INTEL EUP Title ACPI POWER CONTROL Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 33 of 41 VR_RDY 14,38 C +3V3_DUAL Q9 2N3904 SOT23 10K 0402 D C R11 E D B R10 4.7K 0402 R14 C 10K 0402 E 10K 0402 E B R13 Q11 2N3904 SOT23 B 14,28,35 SLP_S3_N 7,14 C H_PWRGD Q10 2N3904 SOT23 C +5V_STBY C SIO_RSMRST_N 14,28 C E Q12 2N3904 SOT23 B R17 10K 0402 14,33 SLP_SUSB 10K 0402 E R19 B Q13 2N3904 SOT23 B B PWRGD_3V 13,14,28 C FOR POWER TEST 7,14,38 H_SKTOCC_N 10K 0402 E R23 B Q14 2N3904 SOT23 A A Title RESUME RESET LOGIC Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 34 of 41 D MTP76 V1P05PCH_EN MTP77 V_1P8_SFR_EN V_SA LEVEL SELECT 0: 0.925V D 1: 0.85V NEAR OP Sandy Bridge Ivy Bridge VCC12 VCC12 PWR C58 0.1UF 16V Y5V 0402 R52 3K 1% 0402 V1P05PCH_EN R55 2.21K 1% 0402 C60 0.1UF 16V Y5V 0402 D + VCHIP_GATE G GND 1.05V S U4B LM324 SO14 TDC:6.2A R56 1K 0402 +3V3_DUAL C R61 1.33K 1% 0402 C A R63 3.48K 1% 0402 C E 10K 0402 B R65 PWR + 10K 0402 V1P8_GATE Q35 APM2518NU TO252 G GND 1.8V S U4C LM324 SO14 MAX:1A R64 1K 0402 V_1P8_SFR R67 B C62 0.1UF 16V Y5V 0402 10 E C63 0.1UF 16V Y5V 0402 VCC3_3 Q37 2N3904 SOT23 B 14,28,34 SLP_S3_N V_1P8_SFR_EN 1000UF 6.3V 8X12 6.3X9 D V_1P8_SFR_EN Q36 2N3904 SOT23 CT9 C R Q34 AM431 SOT23 11 10K 0402 E R62 B B VCC12 2V5_REF Q33 2N3904 SOT23 R60 4.7K 0402 + NETIN: 1000UF 6.3V 8X12 6.3X9 BOM: 1000UF 6.3V 8X12 6.3X9 -電解 820UF-S 3V 6.3X9 APAQ -固態 R59 100 0402 V1P05PCH_EN V_1P05_PCH CT9,CT11 VCC5 C Q31 APM2518NU TO252 PWR U4A LM324 SO14 C V_SM 2V5_REF GND - 11 + 11 + CT11 CT9,CT11: 1000UF 6.3V 8X12 6.3X9 For T-Series 820UF-S 2.5V 6.3X8 8X12(ELITE) For NO T-Series -1000UF 6.3V 8X12 A A Title LINEAR POWER CONTROL Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 35 of 41 VCC12 VCC5 D D VCCM MEMORY VLOTAGE CONTROL CIRCUIT MR14 10 0805 FOR INTEL PLATFORM DDR_PWM_VCC MR28 FB 0805 BOOT MBOOT UGATE M_UG PHASE M_PH LGATE M_LG R1 MR18 0805 MQ1 APM2518NU TO252 MUG ML2 1.2UH 30A 11X10.5 CARVE MQ4 APM2518NU TO252 V_SM MR20 2.7 0805 C MC36 1000P 50V X7R 0402 30K 1% 0402 1.24K 1% 0402 MR25 1.37K 1% 0402 + + MCT2 R5 Only For FP6326 R4 Only For UP6109 (40uA*R5-0.4V)/Rds=Ioc OCP Set : 31A 1000UF 6.3V 8X12 6.3X9 MCT10 820UF-S 3V 6.3X9 APAQ MCT2 V_SM=0.8(1+R1/R2)=1.524V (R1=1.24K R2=1.37K) VCC5 MCT1 270UF-S 16V 8X12 APAQ MR21 42.2K 1% 0402 /NI R2 + OV_VSM MR24 0805 100K 0402 40 OV_VSM MR16 MR17 MLG C R5 MC33 1UF 16V 0805 Y5V MC34 0.1UF 16V X7R 0402 R4 MR22 M_VIN_5V MU1 FP6326 SOP8 REFIN GND VCC MC32 1UF 16V 0805 Y5V DDR_EN ML1 RH TYPE BEAD Q18 BAT54C SOT23 NETIN: 1000UF 6.3V 8X12 6.3X9 BOM: 1000UF 6.3V 8X12 6.3X9 -電解 820UF-S 3V 6.3X9 APAQ -固態 FOR ONE LS MOSFET,R5=14.7K 1% FOR ONE LS MOSFET,P0603BDL : R4=42.2K 1% NC1 REFEN GND1 VOUT V_SM_VTT V_SM VIN GND2 MU2 uP0109 PSOP8 MR26 1K 1% 0402 VSMVTT_REF + MCT6 MC38 10UF 10V 0805 Y5V NC2 NC VCTNL B MC37 0.1UF 16V Y5V 0402 B MCT6 NETIN: 100UF 16V 5X11 2MM LR 6.3X5 BOM: 100UF 16V 5X11 2MM LR 6.3X5 -電解 100UF-S 16V 6.3X5 5X11 -固態 100UF 16V 5X11 2mm LR 6.3X5 A A MR27 1K 1% 0402 MC39 0.1UF 16V Y5V 0402 Title VSM DC-DC Conver Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 36 of 41 VCC12 TC9 1UF 16V 0805 Y5V TR1 10 0805 12V VIN Q19 BAT54C SOT23 D TR20 VIN D TC3 + 0805 FB COMP GND VCCIO_EN VCC TC2 1UF 16V 0805 Y5V C TR11 28 R18 IO_GP22 7.5K 1% 0402 /NI 0.1UF 16V X7R 0402 TR3 TR5 BOOT UGATE PHASE T_UG T_PH LGATE T_LG TC1 4.7UF 16V Y5V 0805 D 0805 100K 0402 TUG TCT1 270UF-S 16V 8X12 APAQ TQ2 APM2518NU TO252 G TL1 INDUCTOR 1.2UH 22A 11X10.5 S V_CPU_VCCIO D TLG TU1 FP6326 SOP8 TR10 42.2K 1% 0402 /NI R4 TQ3 APM2518NU TO252 G S TR7 2.7 0805 + + TCT2 820UF-S 3V 6.3X9 APAQ TCT3 820UF-S 3V 6.3X9 APAQ /NI TC7 1000P 50V X7R 0402 C 30K 1% 0402 TR12 1.24K 1% 0402 V_CPU_VCCIO R1 R2 TR16 3.74K 1% 0402 Vout=0.8V X(1+R1/R2)=1V R4 Only For UP6109 OCP Set : 50A FOR TWO LS MOSFET,P0903BDG : R4=26.1K 1% +3V3_DUAL VCCIO_EN B C B E C VCCIO_CTRL_C TQ5 2N3904 SOT23 B TR19 10K 0402 VCCIO_EN NEAR CONTROLLER TQ7 2N3904 SOT23 V_1P05_PCH TR23 4.7K 0402 VCCIO_CTRL_B E B MTP78 TC8 1UF 10V Y5V 0402 A A Title VTT DC-DC Conver Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 37 of 41 VCC5 PR5 2.7 0805 V6363 VCC12 V_CPU_VCCIO PC1 10UF 10V 0805 Y5V PR8 56 0402 VCORE_EN D 14,34 18 22 VR_RDY PULL HIGH AT CPU 19 20 21 H_VIDSOUT H_VIDALERT_N H_VIDSCK H_PROCHOT_N FREQ=200KMHZ VBOOT_SET PR11 PC9 249K 1% 0402 COMP_RC PR22 VR_ON PVCC PGOOD PGOODG PVCCG VW 15 BOOT1 VW UGATE1 PR19 100 0402 VCC_SENSE VSS_SENSE COMP 14 FB 13 COMP LGATE1 FB 226 1% 0402 2200P 50V X7R 0402 PR18 2.4K 1% 0402 UGATE2 PC14 PR15 PSI_RC LL=1.73mV/A PR47 5.36K 1% 0402 39 BOOT2 PR16 Vcore IMax=74A OCP=88A LL=1.9mV/A ISUMP ISUMN VR_HOT# 1000P 50V X7R 0402 56P 50V NPO 0402 FB_RC PVCCG VSUM+ PC36 PC39 1UF 10V X5R 0402 0.1UF 16V X7R 0402 PRT3 PLACE CLOSE TO PL3 PC19 V_CPU_CORE PVCC 32 SDA ALERT# SCLK PHASE1 PC6 43 VSUM+ PC10 4.7UF 16V Y5V 0805 VSUM- D PR49 825 1% 0402 VSUM- 13.7K 1% 0402 PC5 680P 50V X7R 0402 31 39 PC7 4.7UF 16V Y5V 0805 VCC PR7 110 1% 0402 PR14 2.7 0805 PU1 PC2 1UF 10V Y5V 0402 ISL6363CRZ 2+1 Phase design VCC12 PR12 2.7 0805 PSICOMP11 470 1% 0402 PHASE2 PSICOMP LGATE2 2200P 50V X7R 0402 VSEN 10 BOOT1_C PC8 0805 0.1UF 16V X7R 0402 46 UG_1 47 PH1 44 LG_1 BOOT2 PR42 41 40 BOOT2_C PC12 0.1UF 16V X7R 0402 0805 UG_2 39 PH2 42 LG_2 UG_1 39 PH1 39 LG_1 39 UG_2 39 PH2 39 LG_2 39 PC59 0.1UF 16V X7R 0402 39 VSUMG+ VSUMG+ ISUMGN PC51 0.22UF 10V X5R 0402 PR51 5.36K 1% 0402 BOOTG RTN UGATEG PHASEG PR29 100 0402 LGATEG 34 V_BOOT PR43 V_BOOT_C PC13 0805 0.1UF 16V X7R 0402 35 V_UG 36 V_PH 33 V_LG V_UG 39 V_PH 39 V_LG 39 Vgt IMax=40A OCP=62A LL=4.1mV/A ISUMGP VSEN C 12 BOOT1 PR41 45 PC55 68NF 10V X5R 0402 PRT4 PLACE CLOSE TO PL6 39 VSUMG- PR53 402 1% 0402 C VSUMG- FREQ=200KMHZ PR54 300K 0402 PR34 PC17 COMPG_RC 100K 1% 0402 PC24 V_AXG PR33 13.7K 1% 0402 ISUMPG VWG PC18 24 VWG ISUMNG 1000P 50V X7R 0402 2200P 50V X7R 0402 COMPG 25 56P 50V NPO 0402 COMPG ISUMP 28 ISUMGP 29 ISUMGN ISUMP ISUMN PC64 0.1UF 16V X7R 0402 VCC12 ISUMN PR26 FBG_RC FBG 26 150 0402 2200P 50V X7R 0402 PR36 3.09K 1% 0402 VCCAXG_SENSE FBG PR56 10K 0402 V6363 LL=4mV/A +3V3_DUAL 27 RTNG PWM3 VSSAXG_SENSE PWM4 37 PWM4 ISEN1 ISEN1 ISEN2 ISEN2 ISEN3 MTP92 ISEN4 MTP91 16 IMON_CPUCORE 17 IMON_VAXG PC32 22NF 16V X7R 0402 PR38 18.2K 1% 0402 PC31 22NF 16V X7R 0402 23 ISEN3 PC16 0.1UF 16V Y5V 0402 C 39 PR60 1K 0402 Q39 2N3904 SOT23 10K 0402 B E R70 B V_CPU_VCCIO NTCG NTC ISEN4 C69 1UF 10V Y5V 0402 SCOMP IMON IMONG PR40 17.8K 1% 0402 GND 30 PWM_TM 39 ISEN2 ADDR_TMAX 49 PWM_TMG ISEN1 B DISABLE PHASE 3/4 48 Q38 2N3904 SOT23 R68 4.7K 0402 PR31 100 0402 B VCORE_EN PWM3 38 C PR24 100 0402 E PC20 ISL6363 TQFN48 BOTTOM PAD CONNECT TO GND Through VIAs Set IMON Set IMONG PROG1 Vboot=1.1V MTP87 1 VCORE_EN PR13 IMON_CPUCORE PWM_TM MTP88 PWM_TMG IMON_VAXG PQ1 2N7002 SOT23 PR25 36K 1% 0402 PR28 36K 1% 0402 G NEAR CONTROLLER 7,14,34 H_SKTOCC_N VCC_SENSE MTP84 VSS_SENSE MTP85 VCCAXG_SENSE MTP86 VSSAXG_SENSE VBOOT_SET PR45 10K 0402 PR55 42.2K 1% 0402 A S A MTP83 42.2K 1% 0402 DISABLE VR HOT# D MTP82 VBOOT_G Title NEAR CPU VCORE VREG1 Size C Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 38 of 41 VIN D VIN PQ3 APM2518NU TO252 PC35 4.7UF 16V Y5V 0805 38 UG_1 38 PH1 UG_1 PR79 PR109 0805 10K 0402 + PCT9 270UF-S 16V 8X12 APAQ G D PQ5 APM2558NU TO252 D LG_1 LG_1 G ATXPWR2 POWER CONN ATX12V 2X2 PC50 0.1UF 16V Y5V 0402 D PR82 ISEN_SHORT /NI PR83 ISEN_SHORT /NI + + PCT7 820UF-S 3V 6.3X9 APAQ G PCT8 820UF-S 3V 6.3X9 APAQ VSUM1- S PC38 1000P 50V X7R 0402 VSUM1+ S PQ4 APM2558NU TO252 PR81 2.7 0805 38 V_CPU_CORE PL1 INDUCTOR 0.6UH 40A 13X10 S D PR103 10 0402 VSUM- VSUM- 38 VIN PR100 3.74K 1% 0402 D PR101 10K 1% 0402 PC41 4.7UF 16V Y5V 0805 38 UG_2 38 PH2 UG_2 PR87 PR110 0805 10K 0402 G D D LG_2 G PR90 ISEN_SHORT /NI G S S PC43 1000P 50V X7R 0402 + + PCT16 820UF-S 3V 6.3X9 APAQ PR114 10K 1% 0402 PR106 10K 1% 0402 /NI VIN V_UG V_UG 38 V_PH V_PH PR119 PR111 0805 10K 0402 VSUM- 38 PC53 0.47UF 6.3V X5R 0402 ISEN2 ISEN2 38 VSUM+ VSUM+ 38 B + PCT13 270UF-S 16V 8X12 APAQ G V_AXG PL6 INDUCTOR 0.6UH 40A 13X10 S D PCT12 820UF-S 3V 6.3X9 APAQ PQ18 APM2518NU TO252 PC56 4.7UF 16V Y5V 0805 38 PCT14 820UF-S 3V 6.3X9 APAQ /NI PR115 10 0402 PR112 3.74K 1% 0402 D + VSUM2- VSUM- B 38 C PR93 ISEN_SHORT /NI VSUM2+ LG_2 38 PQ7 APM2558NU TO252 PR92 2.7 0805 38 VSUM+ V_CPU_CORE PL3 INDUCTOR 0.6UH 40A 13X10 PQ8 APM2558NU TO252 PC45 0.47UF 6.3V X5R 0402 ISEN1 ISEN1 VSUM+ S C PR102 10K 1% 0402 /NI PQ6 APM2518NU TO252 PQ20 APM2558NU TO252 PR121 2.7 0805 38 V_LG V_LG PR122 ISEN_SHORT /NI G PR123 ISEN_SHORT /NI + PR113 10K 1% 0402 A PCT23 820UF-S 3V 6.3X9 APAQ VSUMG1- PC58 3300P 50V X7R 0402 + PCT22 820UF-S 3V 6.3X9 APAQ AXG_SNB VSUMG1+ S PR116 10 0402 VSUMG- VSUMG- 38 VSUMG+ VSUMG+ 38 A Title VCORE VREG2 Size B Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 39 of 41 V_CPU_CORE D OV_CPU1 OV_CPU0 DEFAULT 1 +5% +10% +15% 0 OV_AXG OV_AXG1 V_AXG DEFAULT +5% 1 D C C V_CPU_VCCIO OV_VCCIO0 1.05V(DEFAULT) OV_VCCIO1 1 1.1V 1.15V 1.2V 0 B B 14 PCH_GP31 R20 7.5K 1% 0402 OV_VSM 36 V_SM 1.5V(DEFAULT) 1.6V OV_VSM0 A A Title OVER VOLTAGE Size Document Number Custom Date: Rev 7.0 IH61X-MHS Tuesday, April 10, 2012 Sheet 40 of 41 (CPU1) PCB MH3 PAD200-8 /NI PCB 9 MH5 PAD200-8 /NI MH6 PAD200-8 /NI 9 GND_AUD SB SMALL-AMD IH61X-MHS V7.0 LGA 1156 FRAME MH4 PAD200-8 /NI GND_AUD D MH2 PAD200-8 /NI MH1 PAD200-8 /NI D (PCH1) (SPI2) (BAT1) (YY1) X'TAL WIRE 電池 SPI-ROM JCMOS1(1_2) JUMPER 2P B 3V BATTERY SONY C EN25Q32A-100HIP DIP C (LB1) LABEL IH61X-MHS-LABEL V70 B B Impedance Testing Coupon TUNE1 NC1 VCC3_3 New PANEL1 PANEL1 2*8 CP1 CP2 HEADER 1X2 D 150 /NI TUNE2 NC2 A YELLOW COLOR CP1 CP2 A HEADER 1X2 D 150 /NI Title 5i BOM Size A Document Number Date: Tuesday, April 10, 2012 Rev 7.0 IH61X-MHS Sheet 41 of 41 ... VSS _00 69 VSS _0 0 70 VSS _0 071 VSS _0 073 VSS _0 072 VSS _0 074 VSS _0 075 VSS _0 076 VSS _0 077 VSS _0 078 VSS _0 079 VSS _00 80 VSS _00 81 VSS _00 82 VSS _00 83 VSS _00 84 VSS _00 85 VSS _00 86 VSS _00 87 VSS _00 88 VSS _00 89 VSS _00 90. .. VSS _02 91 VSS _00 05 VSS _00 06 VSS _00 07 VSS _00 08 VSS _00 09 VSS _00 10 VSS _00 11 VSS _00 12 VSS _00 13 VSS _00 14 VSS _00 15 VSS _00 16 VSS _00 17 VSS _00 18 VSS _00 19 VSS _00 20 VSS _00 21 VSS _00 22 VSS _00 23 VSS _00 24 VSS _00 25... VSS _00 26 VSS _00 27 VSS _00 28 VSS _00 29 VSS _00 30 VSS _00 31 VSS _00 32 VSS _00 33 VSS _00 34 VSS _00 35 VSS _00 36 VSS _00 37 VSS _00 38 VSS _00 39 VSS _00 40 VSS _00 41 VSS _00 42 VSS _00 43 VSS _00 44 VSS _00 45 VSS _00 46 VSS _00 47

Ngày đăng: 22/04/2021, 17:24

TỪ KHÓA LIÊN QUAN

TÀI LIỆU CÙNG NGƯỜI DÙNG

  • Đang cập nhật ...

TÀI LIỆU LIÊN QUAN

w