Verification of hazard, race and deadlock in GAlS-circuit

Using following impulse flank is more suitable than other models to simulate circuit elements like XOR, or Mueler - C while level model is used to simulate AND and OR s[r]