1. Trang chủ
  2. » Khoa Học Xã Hội

Embedded Systems Design with FPGAs

281 10 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 281
Dung lượng 5,38 MB

Nội dung

10 , where we can observe three key steps: (1) during the initial configuration phase, the FPGA is configured with the timing-critical hardware components (no external memory controller)[r]

Ngày đăng: 15/01/2021, 23:18

Nguồn tham khảo

Tài liệu tham khảo Loại Chi tiết
3. Frigo J, Gokhale M, Lavenier D (2001) Evaluation of the Streams-C C-to-FPGA compiler:an applications perspective. In: Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, FPGA ’01, pp 134–140. ACM, New York, NY, USA. URL http://doi.acm.org/10.1145/360276.360326 Link
5. Grov G, Michaelson G (2010) Hume box calculus: robust system development through software transformation. High Order Symbol Comput 23:191–226. URL http://dx.doi.org/10.1007/s10990-011-9067-y Link
7. Hammond K, Michaelson G (2003) Hume: a domain-specific language for real-time embedded systems. In: Proceedings of the 2nd international conference on Generative programming and component engineering, GPCE ’03, pp 37–56. Springer, New York, Inc., New York, NY, USA.URL http://dl.acm.org/citation.cfm?id=954186.954189 Link
8. Handel-c language reference manual (2009) URL http://www.agilityds.com/literature/HandelC Language Reference Manual.pdf Link
10. Koren I, Mendelsom B, Peled I, Silberman GM (1988) A data-driven vlsi array for arbitrary algorithms. Computer 21:30–43. DOI 10.1109/2.7055. URL http://dl.acm.org/citation.cfm?id=50810.50813 Link
14. Najjar WA, Boehm W, Draper BA, Hammes J, Rinker R, Beveridge JR, Chawathe M, Ross C (2003) High-level language abstraction for reconfigurable computing. Computer 36:63–69.DOI http://doi.ieeecomputersociety.org/10.1109/MC.2003.1220583 Link
15. S´erot J Caph language reference manual. URL http://wwwlasmea.univ-bpclermont.fr/Personnel/Jocelyn.Serot/caph.html Link
16. S´erot J (2008) The semantics of a purely functional graph notation system. In: Trends in func- tional programming. Madrid, Spain. URL http://wwwlasmea.univ-bpclermont.fr/Personnel/Jocelyn.Serot/fgn.html Link
19. Vasell J, Vasell J (1992) The function processor: a data-driven processor array for irregular computations. Future Gener Comput Syst 8, 321–335. DOI 10.1016/0167-739X(92)90066-K.URL http://dl.acm.org/citation.cfm?id=140466.140484 Link
6. Gupta S, Dutt N, Gupta R, Nicolau A (2003) Spark: A high-level synthesis framework for applying parallelizing compiler transformations. In: In international conference on VLSI design, pp 461–466 Khác
11. Lee E, Messerschmitt D (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245 12. Lucarz C, Mattavelli M, Wipliez M, Roquier G, Raulet M, Janneck J, Miller I, Parlour D Khác
13. Mandel L, Plateau F, Pouzet M (2010) Lucy-n: a n-synchronous extension of Lustre. In:Tenth International conference on mathematics of program construction (MPC 2010). Qu´ebec, Canada. URL MandelPlateauPouzet-MPC-2010.pdf Khác
17. S´erot J, Qu´enot GM, Zavidovique B (1993) Functional programming on a data-flow architec- ture: Applications in real time image processing. Int J Mach Vision Appl 7(1):44–56 18. S´erot J, Qu´enot GM, Zavidovique B (1995) A visual dataflow programming environment for areal-time parallel vision machine. J Vis Lang Comput 6:327–347 Khác
20. Yankova YD, Bertels K, Vassiliadis S, Kuzmanov G, Chaves R (2006) HLL-to-HDL genera- tion: Results and challenges. In: Proceeding of ProRisc 2006 Khác
21. Yankova YD, Kuzmanov G, Bertels K, Gaydadjiev GN, Lu Y, Vassiliadis S (2007) Dwarv:Delftworkbench automated reconfigurable vhdl generator. In: Proceedings of the 17th Interna- tional conference on field programmable logic and applications (FPL07), pp 697–701 Khác
w