Switch Level Modeling part 2

... blocks, they use switch- level modeling. 11 .2. 2 2- to-1 Multiplexer A 2- to-1 multiplexer can be defined with CMOS switches. We will use the my_nor gate declared in Section 11 .2. 1 , CMOS Nor Gate ... Figure 11-6. CMOS flipflop The switches C1 and C2 are CMOS switches, discussed in Section 11.1 .2 , CMOS Switches. Switch C1 is closed if clk = 1, and switch C2 is closed...

Ngày tải lên: 20/10/2013, 16:15

... #(1, 2) p2(out, data, control); nmos #(1, 3, 2) p2(out, data, control); cmos, rcmos Zero, one, two, or three delays (same as above) cmos #(5) c2(out, data, nctrl, pctrl); cmos #(1 ,2) c1(out, ... CMOS Switches CMOS switches are declared with the keyword cmos. A cmos device can be modeled with a nmos and a pmos device. The symbol for a cmos switch is shown in Figure 11 -2 . Fig...

Ngày tải lên: 20/10/2013, 16:15

... a1(out, i1, i2); //Delay of 5 for all transitions and #(4,6) a2(out, i1, i2); // Rise = 4, Fall = 6 bufif0 #(3,4,5) b1 (out, in, control); // Rise = 3, Fall = 4, Turn-off = 5 5 .2. 2 Min/Typ/Max ... 5:6:7) a2(out, i1, i2); // Three delays // if +mindelays, rise= 2 fall= 3 turn-off = 4 // if +typdelays, rise= 3 fall= 4 turn-off = 5 // if +maxdelays, rise= 4 fall= 5 turn-off = 6 and...

Ngày tải lên: 15/12/2013, 03:15

... executed at time 0 • Statement reg_a [2] = 0 at time = 15 • Statement reg_b[15:13] = {x, y, z} at time = 25 • Statement count = count + 1 at time = 25 • Since there is a delay of 15 and ... //initialize vectors #15 reg_a [2] = 1'b1; //Bit select assignment with delay #10 reg_b[15:13] = {x, y, z} //Assign result of concatenation to // part select of a vector count =...

Ngày tải lên: 28/10/2013, 22:15

... n_gate1(OUT[1], IN1[1], IN2[1]); nand n_gate2(OUT [2] , IN1 [2] , IN2 [2] ); nand n_gate3(OUT[3], IN1[3], IN2[3]); nand n_gate4(OUT[4], IN1[4], IN2[4]); nand n_gate5(OUT[5], IN1[5], IN2[5]); nand n_gate6(OUT[6], ... IN1, IN2; // basic gate instantiations. and a1(OUT, IN1, IN2); nand na1(OUT, IN1, IN2); or or1(OUT, IN1, IN2); nor nor1(OUT, IN1, IN2); xor x1(OUT, IN1, IN2); xnor n...

Ngày tải lên: 15/12/2013, 03:15

... A_gt_B = A(3).B(3)' + x(3).A (2) .B (2) ' + x(3).x (2) .A(1).B(1)' + x(3).x (2) .x(1).A(0).B(0)' A_lt_B = A(3)'.B(3) + x(3).A (2) '.B (2) + x(3).x (2) .A(1)'.B(1) + ... Combines operands and operators a ^ b addr1 [20 :17] + addr2 [20 :17] in1 | in2 6.3 .2 Operands Operands can be any one of the data types defined in Section 3 .2, Data Types. Some...

Ngày tải lên: 26/01/2014, 14:20

... incomplete gamma function gammq in §6 .2. In particular, equation (6 .2. 18) gives the probability Q that the chi-square should exceed a particular value χ 2 by chance, where ν = N − M is the number ... logarithm, namely,  N  i=1 [y i − y(x i )] 2 2σ 2  − N log ∆y (15.1.4) Since N, σ,and∆yare all constants, minimizing this equation is equivalent to minimizing (15.1 .2) . What we see...

Ngày tải lên: 15/12/2013, 04:15

... Example 2- 2 shows an illegal module nesting where the module T_FF is defined inside the module definition of the ripple carry counter. Example 2- 2 Illegal Module Nesting // Define the top -level ... reset is asserted from 0 to 20 and from 20 0 to 22 0. initial begin reset = 1'b1; #15 reset = 1'b0; #180 reset = 1'b1; #10 reset = 1'b0; #20 $finish; /...

Ngày tải lên: 24/12/2013, 11:17

... //Example 2 module top; bus_master b1(); //instantiate module unconditionally 'ifdef ADD_B2 bus_master b2(); //b2 is instantiated conditionally if text macro //ADD_B2 is defined ... specify that the particular portion of the code be compiled only if a certain flag is set. This is called conditional compilation. A designer might also want to execute certain parts of the Veri...

Ngày tải lên: 21/01/2014, 17:20

Ngày tải lên: 06/08/2012, 15:01