1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

1111 compal la b231p

45 33 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 45
Dung lượng 1,44 MB

Nội dung

A B C D E 1 Compal Confidential 2 Z5WAE Schematics Document AMD "Beema" Platform AMD 25W APU With Puma+ Core and 25W DGPU with Jet LA-B231P REV: 1.0 2014-03-27 3 4 2014/03/27 Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2016/03/27 Deciphered Date Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C D COVER PAGE Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E of 45 A B C D E Compal Confidential Model Name : Z5WAE 1 GFX*4 DGPU JET With DDR3*4 Reserve OPAL With DDR3*8 Port HDMI Conn 204pin DDRIII-SO-DIMM X2 AMD Beema Display Port Port eDP Conn Memory BUS(DDR3) Single Channel USB2.0 Port 0,1 VGA DAC AMD FT3b APU PCIE MINI Card (WLAN/BT) WLAN BT Combo Port USB Camera Touch Screen Port Port MB 3.0 Conn BGA 769-balls GPP1 HD Audio(AZ) LAN+Card Reader RTL8411B SATA III Port SPI Transformer RJ45 Port USB3.0 Puma+ Core GPP2 Port Sub/B 2.0 Conn CRT Conn BANK 0, 1, 1.5V DDRIII 1600MHz Card Reader Conn Port Audio ALC283-CG LPC HDD/ Colay HDD Cable Conn ODD Conn BIOS (8M) Share ROM ENE KBC9022 Discrete TPM Sub-borad Digital MIC Power/B Int.KBD Int MIC Int Speaker Conn Touch Pad Combo Jacks 4 USB/B Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C D BLOCK DIAGRAMS Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E of 45 RAM DDRIII SODIMMX2 +1.5V VDD_MEM 8A +0.75VS VTT_MEM 2A AMD APU FT3 Kabini (25W) D D AC ADAPTOR 19V 65W B+ VIN PU201 CHARGER BQ24725ARGRR +APU_CORE PU901 ISL6277HRTZ-T +0.5~+1.4V VDDCR_CPU @ 21A(EDC) +0.7~1.325V VDDCR_NB @ 17A(EDC) +1.5V VDDIO_MEM_S @ 3A +1.5VS VDDIO_AZ_ALW @ 0.1A +APU_CORE_NB BATT+ +1.5V BATTERY PU501 RT8207MZQW +0.75VS Q20 LP2301ALT1G +1.5VS CRT / HDMI C +5VS_DISP +0.95VALW +5VS PU1 SY8208DQNC HDD x1 ODD x1 +5VS_HDD @ 1.1A +5VS_ODD @ 2A Audio ALC259-VC2-CG +5VDDA_CODEC +5VS_PVDD +3VDD_CODEC +IOVDD_CODEC +1.8VS PU601 SY8033BDBC +5VS +3VS +1.5VS +3VS +5VS USB2.0 x2 USB3.0 x1 U2 TPS22966DPUR +EC_VCC +5VALW +INVPWR_B+ +LCDVDD @ 1.4A B+ +3VS +0.95VSDGPU Mini Card (WLAN) Issued Date +5VS_TS +1.8VALW VDD_18_ALW @ 0.5A +3VALW VDD_33_ALW @ 0.2A +3VS VDD_33 @ 0.2A B U74 AP2821 +1.8VSDGPU +RTCBATT RTC Bettary PU101 NCP698SQ15T1G +3VSDGPU +VGA_CORE A +5VS Compal Electronics, Inc Compal Secret Data 2014/03/27 Deciphered Date 2016/03/27 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: VDDBT_RTC_G @ 4.5uA +1.5VSDGPU Security Classification Touch Screen +3VS +1.5VS VDD_18 @ 1.5A VGA JET PU1201 ISL6288 +3VS A +3VS_WLAN @ 2A +1.5VS U1895 TPS22966DPUR HD Camera +3VS_CMOS VDD_095_GFX @ 0.6A +RTC_APU PU101 TPS51212 +3VALW VDD_095 @ 5A +1.8VS +1.5V_RTC PU402 SY8208BQNC C +5VS +3VLP +3VALW LCD panel 14" LAN/CR Combo RTL8411-CG +3V_LAN @ 1A +3VALW PU401 SY8208BQNC +0.95VS VDD_095_ALW @ 0.5A +1.8VALW EC FAN +USB3_VCCA +0.95VS U3 TPS22966DPUR +5VS B +VCC_FAN +0.95VALW VDD_095_USB3_Dual @ 1A POWER MAP Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet of 45 A B C Power Plane S0 S3 S5 VIN Adapter power supply (19V) Description ON ON ON B+ AC or battery power rail for power circuit ON ON ON +APU_CORE Core voltage for APU ON OFF OFF +APU_CORE_NB Voltage for On-die VGA of APU ON OFF OFF +0.95VALW 0.95V always on power rail ON ON ON +0.95VS 0.95V switched power rail ON OFF OFF +1.8VALW 1.8V always on power rail ON ON ON +1.8VS 1.8V switched power rail ON OFF OFF +1.5V 1.5V power rail for APU and DDR ON ON OFF +1.5VS 1.5V switched power rail ON OFF OFF +0.75VS 0.75V switched power rail for DDR terminator ON OFF OFF +3VALW 3.3V always on power rail ON ON ON +3VS 3.3V switched power rail ON OFF OFF +5VALW 5V always on power rail ON ON ON +5VS 5V switched power rail ON OFF OFF +RTC_APU RTC power ON OFF OFF +3VSDGPU VGA power ON OFF OFF +1.8VSDGPU VGA power ON OFF OFF +1.5VSDGPU VGA power ON OFF OFF +0.95VSDGPU VGA power ON OFF OFF +VGA_CORE VGA power ON OFF OFF SMBus List EC SMBus Port1 (+3VALW) EC SMBus Port2 (+3VS) E Board ID / SKU ID Table for AD channel Voltage Rails D BOARD ID Table Board ID PCB Revision EVT DVT PVT BOM Structure Table BOM Structure @ CONN@ Device Address HEX Device Address HEX EMI@ Smart Battery 0001 011X b SB-TSI (APU) 1001 100X b 16H 98H @EMI@ ESD@ VGA Temp 41H @ESD@ AL@ RS@ JP@ TP@ APU SMBus Port0 (+3VS) APU SMBus Port1(+3VALW) SP@ Device Address HEX Device Address HEX 1DMIC@ 2DMIC@ DDR DIMM1 1010 000Xb A0H 45@ DDR DIMM2 1010 001Xb A2H 9012@ 9022@ Mini Card (DNI) A6@ E1@ BL@ ZZZ UAPU1 A6@ ZZZ UAPU1 E1@ TPM@ X7681@ TPUSB@ TPSM@ APU PCB APU X76550BOL81 Part Number = DA60014I000 Part Number = SA00007RC00 HYN 128M16*4 Part Number = SA00007R900 VGA@ S IC A6-6310 AM6310ITJ44JB 1.8G BGA 769P PCB 157 LA-B231P REV0 M/B S IC E1-6010 EM6010IUJ23JB 1.35G BGA769P ZZZ MARS@ ZZZ UAPU1 E2@ UAPU1 A4@ JET@ X7682@ 128@ X76550BOL82 X76@ HDMI_ROYALTY APU MIC 128M16*4 APU ROYALTY HDMI W/LOGO+HDCP Part Number = SA00007RB00 Part Number = SA00007RA00 X76XX@ S IC E2-6110 EM6110ITJ44JB 1.5G BGA 769P ZZZ S IC A4-6210 AM6210ITJ44JB 1.8G BGA 769P RO0000003HM SIGNAL STATE BTO Item Unpop +VALW +V +VS Clock HIGH HIGH ON ON ON ON S1(Power On Suspend) HIGH HIGH ON ON ON LOW S3 (Suspend to RAM) HIGH HIGH ON ON OFF OFF S4 (Suspend to Disk) LOW HIGH ON OFF OFF OFF S5 (Soft OFF) LOW LOW ON OFF OFF OFF Full ON Connector part control by ME EMI pop component EMI unpop component ESD pop component ESD unpop component Auto Load EC ROM R-short Jump SLP_S3# SLP_S5# APU POWER SEQUENCE Test point Short pad for clear CMOS Use DMIC +RTC G-A Use DMIC EC_ON HDMI royalty +3VALW/+5VALW G-B Use KBC9012 Use KBC9022 +1.8VALW Use A6 APU +0.95VALW Use E1 APU SYSON Keyboard backlight +1.5V G-C Use discrete TPM module SUSP# Use USB to I2C IC for T/P +3VS G-D Use APU SMBus for T/P +1.8VS Have discrete graphic +1.5VS Use Opal +0.95VS Use Jet VR_ON Dual channel VRAM,pop with MARS@ VRAM type select,control by X76XX@ +APU_CORE G-E +APU_CORE_NB VRAM type select, control level X76 45@ X7683@ X76550BOL83 SAM 128M16*4 U44 9022@ U75 re check JET@ 2014/03/27 Issued Date EC VGA Part Number = SA000075S20 Part Number = SA000079010 S IC KB9022QC LQFP 128P EC CONTROLLER, A.3 S IC 216-0856000 A0 JET XT M2 FCBGA ABO!, Compal Electronics, Inc Compal Secret Data Security Classification 2016/03/27 Deciphered Date Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C D NOTES LIST Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E of 45 @ UAPU1A DDRAB_SMA[15 0] DDRAB_SDQ[63 0] MEMORY DDRAB_SMA0 AG38 DDRAB_SMA1 W35 DDRAB_SMA2 W38 DDRAB_SMA3 W34 U38 DDRAB_SMA4 U37 DDRAB_SMA5 U34 DDRAB_SMA6 R35 DDRAB_SMA7 R38 DDRAB_SMA8 N38 DDRAB_SMA9 DDRAB_SMA10 AG34 DDRAB_SMA11 R34 DDRAB_SMA12 N37 DDRAB_SMA13 AN34 DDRAB_SMA14 L38 DDRAB_SMA15 L35 D AJ38 AG35 N34 DDRAB_SBS0# DDRAB_SBS1# DDRAB_SBS2# DDRAB_SDM[7 0] DDRAB_SDM0 DDRAB_SDM1 DDRAB_SDM2 DDRAB_SDM3 DDRAB_SDM4 DDRAB_SDM5 DDRAB_SDM6 DDRAB_SDM7 C B33 A33 B40 A40 H41 H40 P41 P40 AH41 AH40 AP41 AP40 BA40 AY41 AY33 BA34 AA40 Y41 DDRAB_SDQS0 DDRAB_SDQS0# DDRAB_SDQS1 DDRAB_SDQS1# DDRAB_SDQS2 DDRAB_SDQS2# DDRAB_SDQS3 DDRAB_SDQS3# DDRAB_SDQS4 DDRAB_SDQS4# DDRAB_SDQS5 DDRAB_SDQS5# DDRAB_SDQS6 DDRAB_SDQS6# DDRAB_SDQS7 DDRAB_SDQS7# B DDRA_CLK0 DDRA_CLK0# DDRA_CLK1 DDRA_CLK1# DDRB_CLK0 DDRB_CLK0# DDRB_CLK1 DDRB_CLK1# MEM_MAB_RST# MEM_MAB_EVENT# DDRA_CKE0 DDRA_CKE1 DDRB_CKE0 DDRB_CKE1 DDRA_ODT0 DDRA_ODT1 DDRB_ODT0 DDRB_ODT1 DDRA_SCS0# DDRA_SCS1# DDRB_SCS0# DDRB_SCS1# A B32 B38 G40 N41 AG40 AN41 AY40 AY34 Y40 DDRAB_SRAS# DDRAB_SCAS# DDRAB_SWE# +MEM_VREF T33 M_ADD0 M_ADD1 M_ADD2 M_ADD3 M_ADD4 M_ADD5 M_ADD6 M_ADD7 M_ADD8 M_ADD9 M_ADD10 M_ADD11 M_ADD12 M_ADD13 M_ADD14 M_ADD15 M_BANK0 M_BANK1 M_BANK2 M_DM0 M_DM1 M_DM2 M_DM3 M_DM4 M_DM5 M_DM6 M_DM7 M_DM8 M_DQS_H0 M_DQS_L0 M_DQS_H1 M_DQS_L1 M_DQS_H2 M_DQS_L2 M_DQS_H3 M_DQS_L3 M_DQS_H4 M_DQS_L4 M_DQS_H5 M_DQS_L5 M_DQS_H6 M_DQS_L6 M_DQS_H7 M_DQS_L7 M_DQS_H8 M_DQS_L8 AC35 AC34 AA34 AA32 AE38 AE37 AA37 AA38 M_CLK_H0 M_CLK_L0 M_CLK_H1 M_CLK_L1 M_CLK_H2 M_CLK_L2 M_CLK_H3 M_CLK_L3 G38 AE34 M_RESET_L M_EVENT_L L34 J38 J37 J34 M0_CKE0 M0_CKE1 M1_CKE0 M1_CKE1 AN38 AU38 AN37 AR37 M0_ODT0 M0_ODT1 M1_ODT0 M1_ODT1 AJ34 AR38 AL38 AN35 M0_CS_L0 M0_CS_L1 M1_CS_L0 M1_CS_L1 AJ37 AL34 AL35 M_RAS_L M_CAS_L M_WE_L AD40 APU_VREFDQ AC38 M_VREF M_VREFDQ M_DATA0 M_DATA1 M_DATA2 M_DATA3 M_DATA4 M_DATA5 M_DATA6 M_DATA7 M_DATA8 M_DATA9 M_DATA10 M_DATA11 M_DATA12 M_DATA13 M_DATA14 M_DATA15 M_DATA16 M_DATA17 M_DATA18 M_DATA19 M_DATA20 M_DATA21 M_DATA22 M_DATA23 M_DATA24 M_DATA25 M_DATA26 M_DATA27 M_DATA28 M_DATA29 M_DATA30 M_DATA31 M_DATA32 M_DATA33 M_DATA34 M_DATA35 M_DATA36 M_DATA37 M_DATA38 M_DATA39 B30 A32 B35 A36 B29 A30 A34 B34 DDRAB_SDQ0 DDRAB_SDQ1 DDRAB_SDQ2 DDRAB_SDQ3 DDRAB_SDQ4 DDRAB_SDQ5 DDRAB_SDQ6 DDRAB_SDQ7 B37 A38 D40 D41 B36 A37 B41 C40 DDRAB_SDQ8 DDRAB_SDQ9 DDRAB_SDQ10 DDRAB_SDQ11 DDRAB_SDQ12 DDRAB_SDQ13 DDRAB_SDQ14 DDRAB_SDQ15 F40 F41 K40 K41 E40 E41 J40 J41 DDRAB_SDQ16 DDRAB_SDQ17 DDRAB_SDQ18 DDRAB_SDQ19 DDRAB_SDQ20 DDRAB_SDQ21 DDRAB_SDQ22 DDRAB_SDQ23 M41 N40 T41 U40 L40 M40 R40 T40 DDRAB_SDQ24 DDRAB_SDQ25 DDRAB_SDQ26 DDRAB_SDQ27 DDRAB_SDQ28 DDRAB_SDQ29 DDRAB_SDQ30 DDRAB_SDQ31 AF40 AF41 AK40 AK41 AE40 AE41 AJ40 AJ41 DDRAB_SDQ32 DDRAB_SDQ33 DDRAB_SDQ34 DDRAB_SDQ35 DDRAB_SDQ36 DDRAB_SDQ37 DDRAB_SDQ38 DDRAB_SDQ39 M_DATA40 M_DATA41 M_DATA42 M_DATA43 M_DATA44 M_DATA45 M_DATA46 M_DATA47 AM41 DDRAB_SDQ40 AN40 DDRAB_SDQ41 AT41 DDRAB_SDQ42 AU40 DDRAB_SDQ43 AL40 DDRAB_SDQ44 AM40 DDRAB_SDQ45 AR40 DDRAB_SDQ46 AT40 DDRAB_SDQ47 M_DATA48 M_DATA49 M_DATA50 M_DATA51 M_DATA52 M_DATA53 M_DATA54 M_DATA55 AV41 DDRAB_SDQ48 AW40 DDRAB_SDQ49 BA38 DDRAB_SDQ50 AY37 DDRAB_SDQ51 AU41 DDRAB_SDQ52 AV40 DDRAB_SDQ53 AY39 DDRAB_SDQ54 AY38 DDRAB_SDQ55 M_DATA56 M_DATA57 M_DATA58 M_DATA59 M_DATA60 M_DATA61 M_DATA62 M_DATA63 BA36 AY35 BA32 AY31 BA37 AY36 BA33 AY32 M_CHECK0 M_CHECK1 M_CHECK2 M_CHECK3 M_CHECK4 M_CHECK5 M_CHECK6 M_CHECK7 V41 W40 AB40 AC40 U41 V40 AA41 AB41 M_ZVDDIO_MEM_S AD41 @ UAPU1B PCIE D R10 R8 PCIE_ARX_DTX_P1 PCIE_ARX_DTX_N1 PCIE_ARX_DTX_P2 PCIE_ARX_DTX_N2 +0.95VS_APU_GFX P_TX_ZVDD_095 W8 R404 1.69K_0402_1% P_GPP_RXP1 P_GPP_RXN1 P_GPP_RXP2 P_GPP_RXN2 LAN K2 P_GPP_TXP1 P_GPP_TXN1 K1 PCIE_ATX_DRX_P1 C19 PCIE_ATX_DRX_N1 C20 2 1U_0402_16V7K 1U_0402_16V7K WLAN J2 P_GPP_TXP2 J1 P_GPP_TXN2 PCIE_ATX_DRX_P2 C17 PCIE_ATX_DRX_N2 C18 2 1U_0402_16V7K 1U_0402_16V7K P_GPP_TXP3 H2 H1 P_GPP_TXN3 P_GPP_RXP3 P_GPP_RXN3 P_TX_ZVDD_095 P_RX_ZVDD_095 PEG_ATX_GRX_P0 PEG_ATX_GRX_N0 J5 J4 P_GFX_RXP1 P_GFX_RXN1 P_GFX_TXP1 F2 F1 P_GFX_TXN1 PEG_ATX_GRX_P1 PEG_ATX_GRX_N1 PEG_GTX_C_ARX_P2 PEG_GTX_C_ARX_N2 G5 G4 P_GFX_RXP2 P_GFX_RXN2 P_GFX_TXP2 E2 E1 P_GFX_TXN2 PEG_ATX_GRX_P2 PEG_ATX_GRX_N2 PEG_GTX_C_ARX_P3 PEG_GTX_C_ARX_N3 D7 E7 P_GFX_RXP3 P_GFX_RXN3 D2 P_GFX_TXP3 D1 P_GFX_TXN3 PEG_ATX_GRX_P3 PEG_ATX_GRX_N3 PEG_GTX_C_ARX_P1 PEG_GTX_C_ARX_N1 R73 1K_0402_1% C B MEMORY VREF +MEM_VREF +1.5V RP2 MEM_MAB_EVENT# 2 1K_0804_8P4R_1% C337 1U_0402_6.3V6K C163 1U_0402_16V7K +1.5V R74 39.2_0402_1% A Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC PCIE_ATX_C_DRX_P2 PCIE_ATX_C_DRX_N2 PEG_ATX_GRX_P[0 3] PEG_ATX_GRX_N[0 3] FT3_BGA_769P-T_A39 Part Number = Date: P_RX_ZVDD_095 G2 P_GFX_TXP0 P_GFX_TXN0 G1 L5 L4 PCIE_ATX_C_DRX_P1 PCIE_ATX_C_DRX_N1 +0.95VS_APU_GFX W7 P_GFX_RXP0 P_GFX_RXN0 PEG_GTX_C_ARX_P0 PEG_GTX_C_ARX_N0 PEG_GTX_C_ARX_P[0 3] PEG_GTX_C_ARX_N[0 3] Issued Date FT3_BGA_769P-T_A39 Part Number = N5 N4 N10 N8 DDRAB_SDQ56 DDRAB_SDQ57 DDRAB_SDQ58 DDRAB_SDQ59 DDRAB_SDQ60 DDRAB_SDQ61 DDRAB_SDQ62 DDRAB_SDQ63 M_ZVDDIO R5 R4 L2 P_GPP_TXP0 L1 P_GPP_TXN0 P_GPP_RXP0 P_GPP_RXN0 P05-FT3 MEMORY INTERFACE/PCIE Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet of 45 A B C D E @ UAPU1C DISPLAY/SVI2/JTAG/TEST A9 TDP1_TXP0 B9 TDP1_TXN0 APU_DP1_P0 APU_DP1_N0 A10 TDP1_TXP1 B10 TDP1_TXN1 APU_DP1_P1 APU_DP1_N1 HDMI A11 TDP1_TXP2 B11 TDP1_TXN2 APU_DP1_P2 APU_DP1_N2 DP_150_ZVSS DP_2K_ZVSS DP_BLON DP_DIGON DP_VARY_BL TDP1_AUXP TDP1_AUXN A12 TDP1_TXP3 B12 TDP1_TXN3 APU_DP1_P3 APU_DP1_N3 EDP_TXP0 EDP_TXN0 EDP_TXP1 EDP_TXN1 TDP1_HPD A5 LTDP0_TXP1 B5 LTDP0_TXN1 LTDP0_HPD H17 DAC_RED B14 R674 R669 R670 33_0402_5% APU_SVT_R 33_0402_5% APU_SVC_R 33_0402_5% APU_SVD_R APU_PWRGD PROCHOT# R117 RS@ 0_0402_5% APU_RST# LDT_RST# B20 APU_RST_L A20 LDT_RST_L R118 RS@ 0_0402_5% APU_PWRGD LDT_PWRGD B19 APU_PWROK A19 LDT_PWROK R120 RS@ 0_0402_5% D29 D31 D35 D33 G27 B25 A25 D23 G23 E25 E23 APU_VDDNB_SEN APU_VDD_SEN APU_VDD_RUN_FB_L TDI TDO TCK TMS TRST_L DBRDY DBREQ_L A14 DAC_BLUE B15 DAC_HSYNC DAC_VSYNC G19 E19 DAC_SCL DAC_SDA D19 D21 DAC_ZVSS A16 HDMI_HPD EDP_AUXP EDP_AUXN RP23 DAC_RED 150_0804_8P4R_1% DAC_GRN CRT DAC_BLU DAC_HSYNC DAC_VSYNC DAC_ZVSS FREE_2 GIO_TSTDTM0_SERIALCLK GIO_TSTDTM0_CLKINIT A29 APU_TEST34_L H21 APU_TEST36 H25 APU_TEST37 USB_ATEST0 USB_ATEST1 M_ANALOGIN M_ANALOGOUT TMON_CAL HDMI_EN/DP_STEREOSYNC DAC_HSYNC AJ10 AJ8 R32 N32 AP29 APU_TEST42 APU_TEST43 APU_TEST39 APU_TEST40 APU_TEST41 E21 APU_TEST35 499_0402_1% R416 T13 T14 1K_0804_8P4R_5% 1 511_0402_1% 511_0402_1% APU_ALERT# EC_SMB_DA2 APU_PROCHOT# EC_SMB_CK2 Close To APU's Pin 1K_0804_8P4R_5% PU +1.8VS T4 T5 T6 T7 APU_RST# APU_PWRGD R80 R82 1 APU_PWRGD C1270 APU_RST# C1273 APU_PROCHOT# C1276 APU_ALERT# C1277 ESD@ 10P_0402_50V8J ESD@ 10P_0402_50V8J @ESD@ 100P_0402_50V8J @ESD@ 100P_0402_50V8J 1K_0804_8P4R_5% T10 T8 T9 T11 T12 APU_TEST35 R114 @ 1K_0402_5% HDT+ +1.8VS JHDT1 @ APU_TRST# @ESD@ APU_TRST#_R R666 0_0402_5% HDT_P11 RP11 HDT_P13 HDT_P15 10K_0804_8P4R_5% 11 13 15 17 19 10 11 12 13 14 15 16 17 18 19 20 18 @ESD@ APU_TCK R664 0_0402_5% @ESD@ APU_TMS R663 0_0402_5% @ESD@ APU_TDI APU_TDI_R R662 0_0402_5% @ESD@ APU_TDO APU_TDO_R R671 0_0402_5% APU_PWRGD APU_PWRGD_R @ESD@ R667 0_0402_5% @ESD@ APU_RST# APU_RST#_R R672 0_0402_5% APU_DBRDY APU_DBRDY_R @ESD@ R673 0_0402_5% APU_DBREQ# APU_DBREQ#_R @ESD@ R665 0_0402_5% APU_TEST19 20 APU_TEST18 10 12 14 16 APU_TCK_R +1.8VS APU_TMS_R RP6 APU_TDI APU_TMS APU_TCK APU_DBREQ# 1K_0804_8P4R_5% +1.8VS RP8 APU_TRST# APU_TEST19 APU_TEST18 1K_0804_8P4R_5% SAMTE_ASP-136446-07-B Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 1K_0804_8P4R_5% 300_0402_5% 300_0402_5% 2014/03/27 Deciphered Date 2016/03/27 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A APU_TEST36 APU_TEST37 APU_TEST36 APU_TEST37 +1.8VS @ RP5 APU_SVT_R APU_SVC_R APU_SVD_R @ESD@ 100P_0402_50V8J +1.8VS @ RP3 1 APU_PWRGD C1272 APU_TEST16 APU_TEST17 APU_TEST14 APU_TEST15 +1.8VS R19 R18 FT3_BGA_769P-T_A39 Part Number = Close To PU801 @ RP7 +3VS 1K_0402_5% 1K_0402_5% R115 R113 @ NOTE: DAC_HSYNC PU FOR HDMI ENABLE PD FOR CUSTOMER (DNI) DAC_DDC_CLK DAC_DDC_DATA RP4 DAC_RED DAC_GRN DAC_BLU EDP_HPD H27 APU_TEST4 H29 APU_TEST5 D25 A27 APU_TEST14 B27 APU_TEST15 A26 APU_TEST16 B26 APU_TEST17 B28 APU_TEST18 A28 APU_TEST19 B24 APU_TEST25_H A24 APU_TEST25_L AV35 APU_TEST28_H AU35 APU_TEST28_L E33 APU_TEST31 VDDCR_NB_SENSE VDDCR_CPU_SENSE VDDIO_MEM_S_SENSE VSS_SENSE AV33 VDD_095_FB_H AU33 VDD_095_FB_L HDMI_CLK HDMI_DATA THERMDA THERMDC DIECRACKMON BP0 BP1 BP2 BP3 PLLTEST1 PLLTEST0 BYPASSCLK_H BYPASSCLK_L PLLCHRZ_H PLLCHRZ_L M_TEST APU_PROCHOT# A22 PROCHOT_L B18 ALERT_L APU_ALERT# APU_TDI APU_TDO APU_TCK APU_TMS APU_TRST# APU_DBRDY APU_DBREQ# G31 SVT D27 SVC E29 SVD B22 SIC B21 SID EC_SMB_CK2 EC_SMB_DA2 ENBKL ENVDD INVTPWM +3VS K15 DISP_CLKIN_H H15 DISP_CLKIN_L APU_SVT APU_SVC APU_SVD DAC_GREEN 150_0402_1% 2K_0402_1% R401 R400 H19 LTDP0_AUXP D15 LTDP0_AUXN E15 A7 LTDP0_TXP3 B7 LTDP0_TXN3 DP_150_ZVSS DP_2K_ZVSS D17 E17 A4 LTDP0_TXP0 B4 LTDP0_TXN0 A6 LTDP0_TXP2 B6 LTDP0_TXN2 eDP B16 A21 B17 A17 A18 B C D FT3 DISP/MISC/HDT Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E of 45 A B 150P_0402_50V8J C615 C D E @ UAPU1D ACPI/SD/AZ/GPIO/RTC/MISC AY5 RSMRST_L BA8 AM19 AY7 APU_PCIE_W AKE# AW11 AY3 SLP_S3_L BA5 SLP_S5_L SLP_S3# SLP_S5# 15K_0402_5% APU_TEST0 15K_0402_5% APU_TEST1 15K_0402_5% APU_TEST2 1 R40 R41 R42 KBRST# GATEA20 EC_SCI# EC_SMI# LAN_CLKREQ# W LAN_CLKREQ# LAN_CLKREQ# W LAN_CLKREQ# T21 USB_OC0# USB_OC1# USB_OC0# T19 T20 HDA_BITCLK HDA_SDOUT HDA_SDIN0 HDA_SDIN0 HDA_SYNC HDA_RST# AU13 TEST0 AY10 TEST1/TMS AY6 TEST2 AR23 AR31 AN5 AL7 KBRST_L GA20IN/GEVENT0_L LPC_PME_L/GEVENT3_L LPC_SMI_L/GEVENT23_L AP15 AV13 BA9 BA10 AV15 AC_PRES/IR_RX0/GEVENT16_L IR_TX0/GEVENT21_L IR_TX1/GEVENT6_L IR_RX1/GEVENT20_L IR_LED_L/LLB_L/GPIO184 AU29 AW29 AR27 AV27 AY29 AY8 AW1 AV1 AY1 USB_OC0_L/SPI_TPM_CS_L/TRST_L/GEVENT12_L USB_OC1_L/TDI/GEVENT13_L USB_OC2_L/TCK/GEVENT14_L USB_OC3_L/TDO/GEVENT15_L AN2 AN1 AK2 AK1 AM1 AL2 AM2 AL1 AZ_BITCLK AZ_SDOUT AZ_SDIN0/GPIO167 AZ_SDIN1/GPIO168 AZ_SDIN2/GPIO169 AZ_SDIN3/GPIO170 AZ_SYNC AZ_RST_L AJ2 X32K_X1 32K_X2 AJ1 X32K_X2 SD_CMD/GPIO74 SD_CD/GPIO75 SD_W P/GPIO76 AY23 AY20 BA20 SD_DATA0/GPIO77 SD_DATA1/GPIO78 SD_DATA2/GPIO79 SD_DATA3/GPIO80 BA22 AY21 AY24 BA24 SD_LED/GPIO45 AY25 AU25 APU_SCLK0 AV25 APU_SDATA0 SCL1/GPIO227 SDA1/GPIO228 AY11 APU_SCLK1 BA11 APU_SDATA1 AV17 GEVENT2# BA4 GEVENT4# AR15 AP17 AP11 AN8 AU17 BA6 GENINT1_L/GPIO32 GENINT2_L/GPIO33 BA29 AP23 FANOUT0/GPIO52 FANIN0/GPIO56 AV31 AU31 AV11 RTCCLK APU_SCLK0 APU_SDATA0 APU_SCLK1 APU_SDATA1 AP27 R691 AY28 BA28 APU_GPIO51 AV23 AP21 BA26 AV19 AY27 PE_GPIO0 BA27 AU21 PE_GPIO1 AY26 AV21 AM21 APU_GPIO71 R661 BA3 APU_GPIO174 R686 GEVENT2_L GEVENT4_L GEVENT7_L GEVENT10_L GEVENT11_L GEVENT17_L BLINK/GEVENT18_L GEVENT22_L +3VS PU at T/P side R693 10K_0402_5% 10K_0402_5% DEVSLP0 APU_GPIO51 R692 @ 10K_0402_5% PE_GPIO0 APU_SPKR PE_GPIO1 @ 0_0402_5% 10K_0402_5% PROCHOT# 10K_0402_5% 10K_0402_5% R687 R689 1 GEVENT4# @ R668 0_0402_5% VGA_PW RGD RTC_CLK LPC_FRAME# HDA_RST# HDA_SYNC HDA_SDOUT HDA_BITCLK LPC_CLK0_EC LPC_CLK1 GEVENT2_L H SPI ROM (DEFAULT) BOOT FAIL TIMER ENABLED CLKGEN ENABLE (DEFAULT) 1.8V SPI ROM NORMAL POWR UP/RESET TIMING (DEFAULT) RTC_CLK L LPC ROM BOOT FAIL TIMER DISABLED (DEFAULT) CLKGEN DISABLED 3.3V SPI ROM (DEFAULT) FAST POWER UP/RESET TIMING FOR SIMULATION +3VALW +1.8VALW R345 47K_0402_5% C212 1U_0402_6.3V6K C948 1U_0402_16V7K @ESD@ 1 32K_X1 @ R903 2K_0402_5% 2 SJ100001K00 Y3 32.768KHZ_12.5PF_CM31532768DZFT 2 GEVENT2# RTC_CLK 32K_X2 @ R927 2K_0402_5% R926 2K_0402_5% @ R950 2.2K_0402_5% R929 2K_0402_5% 2 R949 10K_0402_5% LPC_FRAME# LPC_CLK0_EC LPC_CLK1 1 @ R928 10K_0402_5% R925 10K_0402_5% C209 1U_0402_6.3V6K 1 SYS_PW RGD_EC 32.768KMHz CRYSTAL @ R904 10K_0402_5% R902 10K_0402_5% RB751 Max Vf=0.37V HDA_BITCLK HDA_SDIN0 EC_RSMRST#_R 10K_0402_5% 10K_0402_5% D3 RB751V-40 SOD-323 EC_RSMRST# @ @ APU_SCLK0 APU_SDATA0 R684 R688 2.2K_0402_5% 2.2K_0402_5% R914 20M_0402_5% C686 18P_0402_50V8J Issued Date Compal Electronics, Inc Compal Secret Data Security Classification C682 18P_0402_50V8J 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC A B +3VALW R676 R677 1 +3VS R685 10K_0402_5% APU_PCIE_W AKE# USB_OC0# USB_OC1# EC_LID_OUT# 100K_0402_5% 100K_0402_5% 100K_0402_5% 1K_0402_5% @ @ 2 2 @ 1 1 R901 R905 R906 R675 TP_I2C_INT#_APU T17 EC_LID_OUT# 33_0804_8P4R_5% UMA: LOW DIS: HIGH STRAPS OF APU FT3_BGA_769P-T_A39 Part Number = SCL0/GPIO43 SDA0/GPIO47 GPIO49 GPIO50 GPIO51 GPIO55 GPIO57 GPIO58 GPIO59 GPIO64 SPKR/GPIO66 GPIO68 GPIO69 GPIO70 GPIO71 GPIO174 CLK_REQ0_L/SATA_IS0_L/SATA_ZP0_L/GPIO60 CLK_REQ1_L/GPIO61 CLK_REQ2_L/GPIO62 CLK_REQ3_L/SATA_IS1_L/SATA_ZP1_L/GPIO63 CLK_REQG_L/GPIO65/OSCIN 32K_X1 EMI@ RP13 HDA_RST#_AUDIO HDA_SYNC_AUDIO HDA_SDOUT_AUDIO HDA_BITCLK_AUDIO PW R_BTN_L PW R_GOOD SYS_RESET_L/GEVENT19_L W AKE_L/GEVENT8_L BA23 AY22 EC_RSMRST#_R SD_PW R_CTRL SD_CLK/GPIO73 T16 APU_PCIE_W AKE# AY4 LPC_RST_L AY9 PCIE_RST_L 2 150P_0402_50V8J C912 PBTN_OUT# SYS_PW RGD_EC LPC_RST_A# APU_PCIE_RST#_R 33_0402_5% 33_0402_5% R602 R907 LPC_RST# APU_PCIE_RST# C D Title FT3 GPIO/AZ/MISC/STRAPS Size Document Number Custom Rev 1.0 Z5WAE LA-B231P Date: Thursday, March 27, 2014 Sheet E of 45 A B C D E @ UAPU1E CLK/SATA/USB/SPI/LPC BA14 AY14 SATA_FTX_DRX_P0 SATA_FTX_DRX_N0 HDD SATA_FRX_DTX_N0 SATA_FRX_DTX_P0 SATA_FTX_DRX_P1 SATA_FTX_DRX_N1 ODD 2 R90 R96 +0.95VS +3VS BA16 AY16 SATA_RX0N SATA_RX0P AY19 BA19 SATA_TX1P SATA_TX1N AY17 BA17 SATA_FRX_DTX_N1 SATA_FRX_DTX_P1 1K_0402_1% SATA_ZVSS 1K_0402_1% SATA_ZVDD @ R633 10K_0402_5% SATA_ACT# SATA_TX0P SATA_TX0N USBCLK/14M_25M_48M_OSC USB_ZVSS AG4 SATA_ZVSS SATA_ZVDD_095 BA30 SATA_ACT_L/GPIO67 AY12 SATA_X1 USB_HSD1P USB_HSD1N AJ4 AJ5 USB_HSD2P USB_HSD2N AG7 AG8 USB_HSD3P USB_HSD3N AG1 AG2 USB_HSD4P USB_HSD4N AF1 AF2 USB_HSD5P USB_HSD5N USB_HSD6P USB_HSD6N AD1 AD2 GFX_CLKP GFX_CLKN USB_HSD7P USB_HSD7N AC1 AC2 AC8 AC10 GPP_CLK0P GPP_CLK0N USB_HSD8P USB_HSD8N AB1 AB2 VGA AE4 AE5 GPP_CLK1P GPP_CLK1N USB_HSD9P USB_HSD9N AA1 AA2 U4 U5 CLK_PEG_VGA CLK_PEG_VGA# LAN CLK_PCIE_LAN CLK_PCIE_LAN# WLAN CLK_PCIE_WLAN CLK_PCIE_WLAN# AC4 AC5 AA5 AA4 AP13 48M_X1 R103 RS@ R104 RS@ LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3 LPC_FRAME# SERIRQ CLKRUN# LPCPD# 48MHz CRYSTAL USB_SS_ZVSS AE10 AE8 USB_SS_ZVDD_095_USB3_DUAL 2 USB/B port USB20_P1 USB20_N1 USB/B port USB20_P2 USB20_N2 WLAN/BT combo USB20_P3 USB20_N3 CAMERA USB20_P5 USB20_N5 Touch Screen USB20_P6 USB20_N6 USB to I2C bridge USB20_P8 USB20_N8 MB USB3.0 port0 (2.0) 1K_0402_1% 1K_0402_1% USBSS_ZVSS R644 USBSS_ZVDD R645 X14M_25M_48M_OSC V2 USB_SS_0RXP USB_SS_0RXN V1 USB3_FRX_DTX_P0 USB3_FRX_DTX_N0 X48M_X1 0_0402_5% AY2 0_0402_5% AW2 LPCCLK0 LPCCLK1 Port 4-7 USB OHCI2 ( Dev 13 Func ) EHCI2 ( Dev 13 Func ) USB2.0 Only Port 8-9 USB OHCI2 ( Dev 16 Func ) EHCI2 ( Dev 16 Func ) USB3.0 Port 0-1 USB XHCI ( Dev 10 Func ) USB_SS_1TXP R1 R2 USB_SS_1TXN USB_SS_1RXP W1 W2 USB_SS_1RXN SPI_CLK/GPIO162 SPI_CS1_L/GPIO165 SPI_CS2_L/GPIO166 SPI_DO/GPIO163 SPI_DI/GPIO164 SPI_HOLD_L/GEVENT9_L SPI_WP_L/GPIO161 LAD0 LAD1 LAD2 LAD3 LFRAME_L LDRQ0_L SERIRQ/GPIO48 LPC_CLKRUN_L LPC_PD_L/GEVENT5_L/SPI_TPM_CS_L AU7 AW9 AR4 AR11 AR7 AU11 AU9 APU_SPI_CLK_R R105 RS@ APU_SPI_CS1# T37 APU_SPI_MOSI APU_SPI_MISO APU_SPI_HOLD# APU_SPI_WP# 0_0402_5% APU_SPI_CLK R1676 RS@ R1677 RS@ 0_0402_5% 0_0402_5% R1678 RS@ R1679 RS@ 0_0402_5% 0_0402_5% EC_SPI_CLK EC_SPI_CS1# EC_SPI_MOSI EC_SPI_MISO 8MB SPI ROM FT3_BGA_769P-T_A39 Part Number = +3VALW +3VALW 48M_X1 C635 @ 1U_0402_16V7K RP12 1 Port 0-3 USB OHCI1 ( Dev 12 Func ) EHCI1 ( Dev 12 Func ) +0.95VALW USB3_FTX_DRX_P0 USB3_FTX_DRX_N0 48M_X2 R938 1M_0402_5% USB20_P0 USB20_N0 T2 USB_SS_0TXP USB_SS_0TXN T1 X48M_X2 AT2 AT1 AR2 AR1 AP2 AP1 AV29 AP25 AV2 11.8K_0402_1% GPP_CLK3P GPP_CLK3N N1 48M_X2 LPC_CLK0_EC LPC_CLK1 N2 GPP_CLK2P GPP_CLK2N R641 AE1 AE2 SATA_X2 BA12 USB_ZVSS AL4 USB_HSD0P AL5 USB_HSD0N SATA_RX1N SATA_RX1P AR19 AP19 W4 APU_SPI_CS1# APU_SPI_WP# APU_SPI_HOLD# U56 APU_SPI_CS1# APU_SPI_MISO APU_SPI_WP# 10K_0804_8P4R_5% VCC CS# DO(IO1) HOLD#(IO3) CLK WP#(IO2) DI(IO0) GND APU_SPI_HOLD# APU_SPI_CLK APU_SPI_MOSI EN25QH64-104HIP_SO8 2 APU_SPI_CLK1 R617 @EMI@ C636 @EMI@ 10_0402_5% 10P_0402_50V8J Y1 48MHZ_8PF_X3S048000D81H-W Part Number = SJ10000AF00 Issued Date C794 6P_0402_50V8D C795 6P_0402_50V8D Compal Electronics, Inc Compal Secret Data Security Classification 2 2014/03/27 Deciphered Date 2016/03/27 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C D FT3 SATA/CLK/USB/SPI Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E of 45 A B C D E CORE POWER OF APU VDDCR_CPU +APU_CORE 1 180P_0402_50V8J 1U_0402_6.3V6K C190 C189 1U_0402_6.3V6K 1U_0402_6.3V6K C188 C187 1U_0402_6.3V6K C186 1U_0402_6.3V6K C184 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K C183 C182 C181 1U_0402_6.3V6K 1U_0402_6.3V6K C180 C179 1 2 @ INTEGRATED GPU POWER OF APU +3VALW/+3VS OF APU VDD_33 180P_0402_50V8J 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 4.7U_0603_6.3V6K 180P_0402_50V8J 180P_0402_50V8J C256 C255 C254 C232 C161 C258 2 1 180P_0402_50V8J 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 10U_0603_6.3V6M 1U_0402_6.3V6K 10U_0603_6.3V6M 180P_0402_50V8J C233 C240 C239 C237 C238 C236 VDD_18 +1.8VS C933 L22 FBMA-L11-201209-121LMA50T_0805 C203 +0.95VS_APU_GFX C950 C213 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K 10U_0603_6.3V6M 1U_0402_6.3V6K 10U_0603_6.3V6M @ C260 2 +1.8VALW/+1.8VS OF APU VDD_095_GFX C206 C204 C205 C199 C198 C934 C935 180P_0402_50V8J 180P_0402_50V8J 180P_0402_50V8J 180P_0402_50V8J 180P_0402_50V8J 180P_0402_50V8J 1U_0402_16V7K 1U_0402_6.3V6K VDD_095 2 2 C946 1U_0402_16V7K @ESD@ C947 1U_0402_16V7K @ESD@ 180P_0402_50V8J 1U_0402_6.3V6K C245 1U_0402_6.3V6K 1U_0402_6.3V6K C248 C246 1U_0402_6.3V6K 4.7U_0603_6.3V6K 1U_0402_6.3V6K 1U_0402_6.3V6K @ VDD_095_ALW C250 C244 C160 C217 1U_0402_6.3V6K 1U_0402_6.3V6K @ C222 C220 1U_0402_6.3V6K 180P_0402_50V8J 1U_0402_6.3V6K 1U_0402_6.3V6K 10U_0603_6.3V6M 10U_0603_6.3V6M @ VDD_095_USB3_DUAL C219 C221 C218 C216 C214 C937 C938 L13 L17 N11 N13 N17 R11 R13 R17 U13 U17 W13 W17 AA13 AA17 AC13 AC17 AE15 AE17 AE19 AG17 AG21 VDDCR_NB_1 VDDCR_NB_2 VDDCR_NB_3 VDDCR_NB_4 VDDCR_NB_5 VDDCR_NB_6 VDDCR_NB_7 VDDCR_NB_8 VDDCR_NB_9 VDDCR_NB_10 VDDCR_NB_11 VDDCR_NB_12 VDDCR_NB_13 VDDCR_NB_14 VDDCR_NB_15 VDDCR_NB_16 VDDCR_NB_17 VDDCR_NB_18 VDDCR_NB_19 VDDCR_NB_20 VDDCR_NB_21 +APU_CORE R119 0_0402_5% RS@ +APU_CORE_NB AL10 AL11 B1 B2 VDD_18_ALW_1 VDD_18_ALW_2 VDD_18_1 VDD_18_2 VDD_18_3 VDD_18_4 A2 A3 B3 C3 +3VALW AL13 AM13 VDD_33_ALW_1 VDD_33_ALW_2 VDD_33_1 VDD_33_2 AM15 AM17 +3VS +0.95VALW AR5 AU4 AV7 AW5 VDD_095_USB3_DUAL_1 VDD_095_USB3_DUAL_2 VDD_095_USB3_DUAL_3 VDD_095_USB3_DUAL_4 AE11 AE13 AJ11 AJ13 VDD_095_ALW_1 VDD_095_ALW_2 VDD_095_ALW_3 VDD_095_ALW_4 AG23 AG27 AJ21 AJ27 AL21 AL23 AL27 AM23 AM25 +0.95VS +0.95VALW VDD_095_1 VDD_095_2 VDD_095_3 VDD_095_4 VDD_095_5 VDD_095_6 VDD_095_7 VDD_095_8 VDD_095_9 VDD_095_GFX_1 VDD_095_GFX_2 VDD_095_GFX_3 U10 W10 AA10 +0.95VALW +1.8VALW L21 L23 L25 L27 L29 N21 N23 N27 R21 R23 R27 U21 U23 U27 W21 W23 W27 AA21 AA23 AA27 AC21 AC23 AC27 AE21 AE23 AE27 +1.5VS @ +0.95VALW VDDCR_CPU_1 VDDCR_CPU_2 VDDCR_CPU_3 VDDCR_CPU_4 VDDCR_CPU_5 VDDCR_CPU_6 VDDCR_CPU_7 VDDCR_CPU_8 VDDCR_CPU_9 VDDCR_CPU_10 VDDCR_CPU_11 VDDCR_CPU_12 VDDCR_CPU_13 VDDCR_CPU_14 VDDCR_CPU_15 VDDCR_CPU_16 VDDCR_CPU_17 VDDCR_CPU_18 VDDCR_CPU_19 VDDCR_CPU_20 VDDCR_CPU_21 VDDCR_CPU_22 VDDCR_CPU_23 VDDCR_CPU_24 VDDCR_CPU_25 VDDCR_CPU_26 +1.8VALW +RTC_APU_R +RTC_APU_R AN4 VDDIO_AZ_ALW_1 VDDIO_AZ_ALW_2 VDDBT_RTC_G @ UAPU1H GND POWER VDDIO_MEM_S_1 VDDIO_MEM_S_2 VDDIO_MEM_S_3 VDDIO_MEM_S_4 VDDIO_MEM_S_5 VDDIO_MEM_S_6 VDDIO_MEM_S_7 VDDIO_MEM_S_8 VDDIO_MEM_S_9 VDDIO_MEM_S_10 VDDIO_MEM_S_11 VDDIO_MEM_S_12 VDDIO_MEM_S_13 VDDIO_MEM_S_14 VDDIO_MEM_S_15 VDDIO_MEM_S_16 VDDIO_MEM_S_17 VDDIO_MEM_S_18 VDDIO_MEM_S_19 VDDIO_MEM_S_20 VDDIO_MEM_S_21 VDDIO_MEM_S_22 VDDIO_MEM_S_23 @ +0.95VALW/+0.95VS OF APU +0.95VS C259 @ @ @ C231 C230 C207 C208 C211 C210 C932 1U_0402_6.3V6K 1U_0402_16V7K 1U_0402_16V7K 1U_0402_16V7K 1U_0402_6.3V6K 1U_0402_6.3V6K 10U_0603_6.3V6M 10U_0603_6.3V6M 10U_0603_6.3V6M @ C930 C931 C929 C928 C926 C927 C923 C925 C949 C924 @ UAPU1G @ UAPU1F J35 L32 L37 N35 R31 R37 U32 U35 W31 W32 W37 AA31 AA35 AC32 AC37 AE31 AE35 AG32 AG37 AJ35 AL32 AL37 AR35 +1.5VS VDDIO_MEM_S 3A VDD_33_ALW PLANE SPLIT +1.5V +1.5V VDDIO_AZ_ALW (Could be S0 or S5 power rail) +1.5V/+1.5VS OF APU 2 1U_0402_6.3V6K C253 1U_0402_6.3V6K C252 180P_0402_50V8J +3VALW C257 1U_0402_6.3V6K C249 180P_0402_50V8J 1U_0402_6.3V6K C197 1U_0402_6.3V6K C194 C195 1U_0402_6.3V6K 1U_0402_6.3V6K C193 1U_0402_6.3V6K C192 1U_0402_6.3V6K 1U_0402_6.3V6K C191 C201 1U_0402_6.3V6K C202 C200 +3VS VDDCR_NB +APU_CORE_NB +1.8VS A8 A13 A23 A31 A35 A39 B8 B13 B23 B31 B39 C1 C2 C5 C7 C9 C11 C13 C15 C17 C19 C21 C23 C25 C27 C29 C31 C33 C35 C37 C39 C41 D9 D11 D13 E3 E4 E9 E11 E13 E27 E31 E35 E38 E39 G3 G7 G11 G13 G15 G17 G21 G25 G29 G35 G37 G39 G41 H11 H13 H23 H31 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 GND VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96 VSS_97 VSS_98 VSS_99 VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 J3 J7 J8 J39 K11 K13 K17 K19 K21 K23 K25 K27 K29 K31 L3 L7 L8 L10 L11 L15 L19 L31 L39 L41 M1 M2 N3 N7 N15 N19 N25 N29 N31 N39 P1 P2 R3 R7 R15 R19 R25 R29 R39 R41 U1 U2 U3 U7 U8 U11 U15 U19 U25 U29 U31 U39 W3 W5 W11 W15 W19 W25 FT3_BGA_769P-T_A39 Part Number = W29 W39 W41 Y1 Y2 AA3 AA7 AA8 AA11 AA15 AA19 AA25 AA29 AA39 AC3 AC7 AC11 AC15 AC19 AC25 AC29 AC31 AC39 AC41 AE3 AE7 AE25 AE29 AE32 AE39 AG3 AG5 AG10 AG11 AG13 AG15 AG19 AG25 AG29 AG31 AG39 AG41 AH1 AH2 AJ3 AJ7 AJ15 AJ17 AJ19 AJ23 AJ25 AJ29 AJ31 AJ32 AJ39 AL3 AL8 AL15 AL17 AL19 AL25 AL29 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199 VSS_200 VSS_201 VSS_202 VSS_203 VSS_204 VSS_205 VSS_206 VSS_207 VSS_208 VSS_209 VSS_210 VSS_211 VSS_212 VSS_213 VSS_214 VSS_215 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 VSS_221 VSS_222 VSS_223 VSS_224 VSS_225 VSS_226 VSS_227 VSS_228 VSS_229 VSS_230 VSS_231 VSS_232 VSS_233 VSS_234 VSS_235 VSS_236 VSS_237 VSS_238 VSS_239 VSS_240 VSS_241 VSS_242 VSSBG_DAC VBURN PSEN AL39 AL41 AM11 AM27 AM31 AN3 AN7 AN39 AP31 AR3 AR13 AR17 AR21 AR25 AR29 AR39 AR41 AU1 AU2 AU3 AU15 AU19 AU23 AU27 AU39 AV9 AW3 AW7 AW13 AW15 AW17 AW19 AW21 AW23 AW25 AW27 AW31 AW33 AW35 AW37 AW39 AW41 AY13 AY15 AY18 AY30 BA2 BA7 BA13 BA15 BA18 BA21 BA25 BA31 BA35 BA39 A15 AL31 AM29 FT3_BGA_769P-T_A39 Part Number = +0.95VS_APU_GFX FT3_BGA_769P-T_A39 Part Number = VDD_18_ALW VDDBT_RTC_G +RTC_APU W=20mils R93 10K_0402_5% C166 0.22U_0402_10V6K RTC OF APU +RTC_APU_R CLRP1 SP@ SHORT PADS Need OPEN for Clear CMOS Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Title FT3 PWR/GND Size C Date: A B C D Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E of 45 A B +1.5V +1.5V DDRAB_SDQ2 DDRAB_SDQ3 DDRAB_SDQ8 DDRAB_SDQ9 DDRAB_SDQS1# DDRAB_SDQS1 DDRAB_SDQS1# DDRAB_SDQS1 DDRAB_SDQ10 DDRAB_SDQ11 2 C136 1U_0402_16V7K C944 @ESD@ 1U_0402_16V7K C945 @ESD@ 1U_0402_16V7K 205 G1 G2 1U_0402_16V7K +3VS 4.7U_0603_6.3V6K DDRAB_SDQ58 DDRAB_SDQ59 C127 DDRAB_SDM7 @ESD@ DDRAB_SDQ56 DDRAB_SDQ57 C126 DDRAB_SDQ50 DDRAB_SDQ51 1U_0402_16V7K DDRAB_SDQS6# DDRAB_SDQS6 @ C128 1U_0402_16V7K @ESD@ DDRAB_SDQ48 DDRAB_SDQ49 DDRAB_SDQS6# DDRAB_SDQS6 C129 DDRAB_SDQ42 DDRAB_SDQ43 1U_0402_16V7K DDRAB_SDM5 @ @ 1U_0402_16V7K DDRAB_SDQ40 DDRAB_SDQ41 C123 DDRAB_SDQ34 DDRAB_SDQ35 1U_0402_16V7K DDRAB_SDQS4# DDRAB_SDQS4 DDRAB_SDQS4# DDRAB_SDQS4 @ C122 DDRAB_SDQ32 DDRAB_SDQ33 @ C121 DDRAB_SMA13 DDRA_SCS1# DDRA_SCS1# DDRAB_SDQS3# DDRAB_SDQS3 1U_0402_16V7K DDRAB_SWE# DDRAB_SCAS# DDRAB_SWE# DDRAB_SCAS# DDRAB_SDQ28 DDRAB_SDQ29 DDRAB_SDQS3# DDRAB_SDQS3 1U_0402_16V7K DDRAB_SMA10 DDRAB_SBS0# DDRAB_SBS0# DDRAB_SDQ22 DDRAB_SDQ23 C120 DDRA_CLK0 DDRA_CLK0# DDRA_CLK0 DDRA_CLK0# 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200 202 204 DDRAB_SDM2 1U_0402_16V7K DDRAB_SMA3 DDRAB_SMA1 CKE1 VDD2 A15 A14 VDD4 A11 A7 VDD6 A6 A4 VDD8 A2 A0 VDD10 CK1 CK1# VDD12 BA1 RAS# VDD14 S0# ODT0 VDD16 ODT1 NC2 VDD18 VREF_CA VSS28 DQ36 DQ37 VSS30 DM4 VSS31 DQ38 DQ39 VSS33 DQ44 DQ45 VSS35 DQS#5 DQS5 VSS38 DQ46 DQ47 VSS40 DQ52 DQ53 VSS42 DM6 VSS43 DQ54 DQ55 VSS45 DQ60 DQ61 VSS47 DQS#7 DQS7 VSS50 DQ62 DQ63 VSS52 EVENT# SDA SCL VTT2 DDRAB_SDQ20 DDRAB_SDQ21 C119 DDRAB_SMA8 DDRAB_SMA5 CKE0 VDD1 NC1 BA2 VDD3 A12/BC# A9 VDD5 A8 A5 VDD7 A3 A1 VDD9 CK0 CK0# VDD11 A10/AP BA0 VDD13 WE# CAS# VDD15 A13 S1# VDD17 NCTEST VSS27 DQ32 DQ33 VSS29 DQS#4 DQS4 VSS32 DQ34 DQ35 VSS34 DQ40 DQ41 VSS36 DM5 VSS37 DQ42 DQ43 VSS39 DQ48 DQ49 VSS41 DQS#6 DQS6 VSS44 DQ50 DQ51 VSS46 DQ56 DQ57 VSS48 DM7 VSS49 DQ58 DQ59 VSS51 SA0 VDDSPD SA1 VTT1 DDRAB_SDQ14 DDRAB_SDQ15 C118 DDRAB_SMA12 DDRAB_SMA9 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199 201 203 +0.75VS +1.5V 1U_0402_16V7K DDRAB_SBS2# +1.5V/+0.75VS OF DIMM1 MEM_MAB_RST# 1U_0402_16V7K DDRA_CKE0 DDRA_CKE0 DDRAB_SBS2# DDRAB_SDM1 MEM_MAB_RST# C116 DDRAB_SDQ26 DDRAB_SDQ27 DDRAB_SDQ12 DDRAB_SDQ13 C117 DDRAB_SDM3 DDRAB_SDQS0# DDRAB_SDQS0 1U_0402_16V7K DDRAB_SDQ24 DDRAB_SDQ25 DDRAB_SMA[0 15] E DDRAB_SDQ6 DDRAB_SDQ7 1U_0402_16V7K DDRAB_SDQ18 DDRAB_SDQ19 DDRAB_SDQS0# DDRAB_SDQS0 C114 DDRAB_SDQS2# DDRAB_SDQS2 DDRAB_SDQS2# DDRAB_SDQS2 DDRAB_SDQ[0 63] DDRAB_SDM[0 7] DDRAB_SMA[0 15] DDRAB_SDQ4 DDRAB_SDQ5 C115 DDRAB_SDQ16 DDRAB_SDQ17 DDRAB_SDQ[0 63] @ DDRAB_SDQ30 DDRAB_SDQ31 DDRA_CKE1 DDRA_CKE1 DDRAB_SMA15 DDRAB_SMA14 DDRAB_SMA11 DDRAB_SMA7 DDRAB_SMA6 DDRAB_SMA4 DDRAB_SMA2 DDRAB_SMA0 DDRA_CLK1 DDRA_CLK1# DDRAB_SBS1# DDRAB_SRAS# DDRA_SCS0# DDRA_ODT0 DDRA_ODT1 15mil VREF for DIMM1,2 DDRA_CLK1 DDRA_CLK1# DDRAB_SBS1# DDRAB_SRAS# +1.5V +VREF_DQ RP9 DDRA_SCS0# DDRA_ODT0 +VREF_CA DDRA_ODT1 1K_0804_8P4R_1% +VREF_CA DDRAB_SDQ36 DDRAB_SDQ37 DDRAB_SDM4 DDRAB_SDQ38 DDRAB_SDQ39 DDRAB_SDQ44 DDRAB_SDQ45 DDRAB_SDQS5# DDRAB_SDQS5 2 C167 DDRAB_SDM0 VSS1 DQ4 DQ5 VSS3 DQS#0 DQS0 VSS6 DQ6 DQ7 VSS8 DQ12 DQ13 VSS10 DM1 RESET# VSS12 DQ14 DQ15 VSS14 DQ20 DQ21 VSS16 DM2 VSS17 DQ22 DQ23 VSS19 DQ28 DQ29 VSS21 DQS#3 DQS3 VSS24 DQ30 DQ31 VSS26 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 C134 DDRAB_SDQ0 DDRAB_SDQ1 VREF_DQ VSS2 DQ0 DQ1 VSS4 DM0 VSS5 DQ2 DQ3 VSS7 DQ8 DQ9 VSS9 DQS#1 DQS1 VSS11 DQ10 DQ11 VSS13 DQ16 DQ17 VSS15 DQS#2 DQS2 VSS18 DQ18 DQ19 VSS20 DQ24 DQ25 VSS22 DM3 VSS23 DQ26 DQ27 VSS25 D DDRAB_SDM[0 7] JDIMM1 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 1U_0402_16V7K 1 C142 C176 1000P_0402_50V7K 1U_0402_16V7K 15mil 1000P_0402_50V7K +VREF_DQ C MEM_MAB_RST# C1274 @ESD@ 100P_0402_50V8J DDRAB_SDQS5# DDRAB_SDQS5 DDRAB_SDQ46 DDRAB_SDQ47 DDRAB_SDQ52 DDRAB_SDQ53 DDRAB_SDM6 DDRAB_SDQ54 DDRAB_SDQ55 DDRAB_SDQ60 DDRAB_SDQ61 DDRAB_SDQS7# DDRAB_SDQS7 DDRAB_SDQS7# DDRAB_SDQS7 DDRAB_SDQ62 DDRAB_SDQ63 MEM_MAB_EVENT# MEM_MAB_EVENT# APU_SDATA0 APU_SCLK0 +0.75VS 206 FOX_AS0A621-U4R6-7H CONN@ SP07000J510 DIMM_A H:4mm RVS 4 Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Title DDR3 SODIMM-I Socket Size C Date: A B C D Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet E 10 of 45 0.2 D Add R693 for UMA/DIS select Change R756,R765,R769,R779,R781,R782,R783 and R794 to Rshort for EMI request Change BID to for DVT Change LAN_WAKE# PU to +3V_LAN Add L76,L77,C2142 and C2140 for ESD request Change R238 and R237 to 59ohm Add L52,L53,R565,R569,R570 and R571 for EMI request Add R140,R141,R142,R143,R144 and R145 for reserve USB TP Pop Q89, unpop R1690 10 Change D10 to SCA00001B00 11 Change L11 to SM01000EJ00 12 Add U39,R833,C185,R1578 for VGA power sequence issue 13 Remove APU_ALERT#_R 14 Add C668 and C836 for vendor request D 0.3 C Change JTP1 Add U78 for TP +3V power plane Change C849, C849 to 10p Change C736 to 150u D2 type Change R699, R700 to 330ohm; R698, R701 to 560ohm Change U69 +3VALW to +3VS Add C366, C367, C368, C369 for EMI request Add on board TPM Add R619 C B B A A Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Title HW-PIR Size C Date: Document Number Rev 1.0 Z5WAE LA-B231P Thursday, March 27, 2014 Sheet 31 of 45 A B C D VIN @ PJP101 ACES_50305-00441-001_4P DC_IN_S1 EMI@ PC102 100P_0603_50V8 2 1 GND GND EMI@ PL101 HCB2012KF-121T50_0805 EMI@ PC103 1000P_0603_50V7K 2 +RTC_APU 2 +RTCVCC Vo=1.5V PC111 0.1U_0603_25V7K PD101 BAS40-04_SOT23-3 Vout Vin GND 1 PU101 AP2138N-1.5TRG1_SOT23-3 PC110 680P_0603_50V8J +RTCBATT +CHGRTC 3 @ PR111 0_0402_5% +3VLP - PBJ101 @ + PR112 560_0603_5% +CHGRTC PR113 560_0603_5% +RTCBATT ML1220T13RE 4 Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 Title DCIN THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C Rev 1.0 Thursday, March 27, 2014 D Sheet 32 of 45 A B C D +3VLP PR201 6.49K_0402_1% PR210 1K_0402_1% TH @ PU201 @ PR206 100K_0402_1% +3VLP VCC TMSNS1 MAINPWON MAINPWON BATT_TEMP GND RHYST1 OT1 TMSNS2 OT2 RHYST2 @ PR207 47K_0402_1% @ PH201 100K_0402_1%_B25/50 4250K G718TM1U_SOT23-8 PR211 BI EC_SMB_CK1 1 @ PR205 10K_0402_1% @ PR204 10K_0402_1% EC_SMB_DA1 2 1 EC_SMCK 100_0402_1% PR208 @ PC202 0.1U_0603_25V7K 100_0402_1% PR209 1 EC_SMDA @ PJP201 SUYIN_200275GR008G13GZR 10 GND GND 8 7 6 5 4 3 2 1 0_0402_5% EMI@ PL201 HCB2012KF-121T50_0805 BATT_S1 BATT+ EMI@ PL202 HCB2012KF-121T50_0805 EMI@ PC201 1000P_0402_50V7K 2014/01/02 update For KB9012 OTP -Battery_pin define PIN1 GND PIN2 GND PIN3 SMD PIN4 SMC PIN5 TS PIN6 B/I PIN7 Batt+ PIN8 Batt+ ℃ 56℃ -Battery Con_pin define PIN8 GND PIN7 GND PIN6 SMD PIN5 SMC PIN4 TS PIN3 B/I PIN2 Batt+ PIN1 Batt+ For KB9022 OTP 92 For KB9022 sense 20mΩ Active Recovery 70W,0.73V 55.9W,0.59V 1.0V 2.0V PR216 65W 16.9K ohm 2013/10/22 Modify PH201,PH202 change to common part PH201 under CPU botten side : CPU thermal protection at 92 degree C ( shutdown ) Recovery at 56 degree C +EC_VCCA 2013/10/02 Add for ENE9022 Battery Voltage drop detection Connect to ENE9022 pin64 AD1 2013/12/16 Modify Delete PR223.(remove HW hysteresis) ADP_I Battery is 3-cell design B+=9V PR216 16.9K_0402_1% 2013/10/25 Modify PR227(9012@) change to 26.1K ohm 2014/02/07 Modify Delete @PR227.(remove HW hysteresis) @ @ PR203 10K_0402_1% 2 PR226 1_0402_1% For 65W adapter==>action 70W , Recovery 55.9W 9022@ PR228 10K_0402_1% PH202 100K_0402_1%_B25/50 4250K B value:4250K±1% VCIN1_BATT_DROP 9012_VCIN 9012_PH1 PR225 0_0402_5% @ PR229 0_0402_5% 1 @9022@ PC203 0.1U_0402_25V6 PR202 10K_0402_1% 9022@ PR230 80.6K_0402_1% B+ 3 ECAGND Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 Title BATTERY CONN / OTP THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C Rev 1.0 Thursday, March 27, 2014 D Sheet 33 of 45 A B C D Rds(on) = 15.8mohm max Vgs = 20V Vds = 30V ID = 10.5A (Ta=70C) VIN CMSRC SRP ACDRV SRN PC318 0.1U_0603_16V7K ILIM PR317 100K_0402_1% PR316 316K_0402_1% ADP_I 2 PC315 10U_0805_25V6K CSOP1 PR311 0.01_1206_1% PC316 0.1U_0402_25V6 2 BATT+ **Design Notes** #For 65 /90W system, 3S1P/3S2P battery Maximum Charging current 3.5A Maximum Battery discharge power 55W #Register Setting 0X12 bit8 set (default 1) to disable IFAULT HI if add ISN choke #Circuit Design ACOK,ILIM pull high voltage need base on 3/5V enable control Use 10X10 choke and 3X3 H/L Side MOSFET Charge current 3.5A Power loss : 1.82W Power density : 0.81 (15X15) If use 4S per cell 4.35V battery, need additional circuit for ACDET(PR218/PR220/PR222 change to 0.1%, parallel resistors with PR222 for ACDET setting) PC223 0.22U can't be changed (Wrong adapter concern) For the design, need double confirm PQ202,PQ203,PQ204 rating #Protect function ACOVP : ACDET voltage > 3.14V Charger timeout : No communication within 175s(default) ACOC : 3.33 X Input current DAC setting(default) CHGOCP : 3/4.5/6A based on current current setting BATOVP : 103-106% BATLOWV : 2.5V TSHUT : 155C IFAULT HI : 750mV (default) IFAULT LOW : 150mV (default) EC_SMB_DA1 2014/01/24 update CHG PC314 10U_0805_25V6K PQ305 AON7408L_DFN8-5 BQ24725A_BATDRV 10 SCL SDA 11 +3VALW @ PR320 0_0402_5% 2 12 PR313 10_0603_1% CSOP1 SRP1 PR314 6.8_0603_1% CSON1 SRN1 13 BQ24725A_ILIM BQ24725A_ACDET 2 @EMI@ PC306 0.1U_0402_25V6 14 EC_SMB_CK1 PC322 100P_0402_50V8J PC321 0.22U_0402_16V7K PR319 66.5K_0402_1% PR318 422K_0402_1% VIN ACIN BATDRV IOUT ACOK DL_CHG GND PR315 PL302 10UH_3.5A_20%_7X7X3_M @EMI@ PC319 @EMI@ PR312 680P_0402_50V7K 4.7_1206_5% ACP 15 PQ306 AON7408L_DFN8-5 LODRV BQ24725A_IOUT +3VLP 5 BQ24725A_REGN 16 PR307 2.2_0603_5% BQ24725A_BST2 17 BTST DH_CHG 18 Power loss: 0.32W for 3.5A CSR rating: 1W VSRP-VSRN spec < 81.28mV 7X7X3 Isat: 3.5A BQ24725A_LX ACN ACDET BQ24725A_ACDRV 100K_0402_1% PC313 1U_0603_25V6K BQ24725ARGRR_QFN20_3P5X3P5 BQ24725A_CMSRC PR308 0_0402_5% DH_CHG PR306 10_1206_1% BQ24725A_LX 19 PD302 RB751V-40_SOD323-2 2BQ24725A_BATDRV_1 PR305 4.12K_0603_1% PAD VF = 0.37V REGN HIDRV 21 PHASE 1 PU301 20 1U_0603_25V6K BQ24725A_BATDRV 2 PC312 BQ24725A_VCC2 1 PC309 0.1U_0402_25V6 PQ304 AON7506_DFN33-8-5 Rds(on) = 30mohm max Vgs = 20V Vds = 30V ID = 7A (Ta=70C) PC311 0.047U_0402_25V7K 1 PD301 BAS40CW _SOT323-3 VCC PR310 4.12K_0603_1% BQ24725A_ACN BQ24725A_ACP PR309 4.12K_0603_1% PC308 0.1U_0402_25V6 BQ24725A_ACDRV_1 VF = 0.5V EMI@ PC305 2200P_0402_25V7K VIN 1 PQ303 AON7506_DFN33-8-5 PC304 10U_0805_25V6K CHG_B+ EMI@ PL301 1UH_2.8A_30%_4X4X2_F PC320 0.01U_0402_25V7K PR303 0.02_1206_1% PC303 10U_0805_25V6K PC310 0.1U_0402_25V6 PC302 0.1U_0402_25V6 @ PR304 0_0402_5% PQ302 AON6414AL_DFN8-5 PC301 2200P_0402_50V7K P2 P1 3M_0402_5% PC307 0.01U_0402_50V7K 1M_0402_5% Need check the SOA for inrush CSON1 Rds(on) = 15.8mohm max Vgs = 20V Vds = 30V ID = 10.5A (Ta=70C) PC317 0.1U_0402_25V6 B+ S 2N7002KW _SOT323-3 PR302 PR301 2013/10/14 PR303 10m ohm chang >20m ohm SD00000S120 Vgs = 20V Vds = 60V Id = 250mA G D 2013/10/16 Modify PQ305,PQ306 change to AON7408L 2013/10/22 Modify PL302 change to common part 2013/11/29 Modify PL301 change to common part PQ201 Protection for reverse input @ PC323 100P_0402_50V8J Close EC chip 4 Vin Dectector L >H H >L Min 17.16V 16.76V Typ 17.63V 17.22V Max 18.12V 17.70V Compal Secret Data Security Classification VILIM = 20*ILIM*Rsr ILIM = 3.3*100/(100+316)/20/0.01 = 3.966 A Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C Compal Electronics, Inc CHARGER Document Number Rev 1.0 Thursday, March 27, 2014 D Sheet 34 of 45 A B C D E Module model information SY8208B_V2.mdd SY8208C_V2.mdd 1 EN1 and EN2 dont't floating PR402 499K_0402_1% PC402 PR403 0.01U_0402_25V7K 1K_0402_5% 2 PU401 PC406 10U_0805_25V6K 3V_VIN EN2 IN EN1 FB BS 3V_EN 3V_FB PR401 BST_3V 2.2_0603_5% PC403 PL402 PR412 100K_0402_5% 3.3V LDO 150mA~300mA SPOK PC410 22U_0603_6.3V6M PC409 22U_0603_6.3V6M 1 PC408 22U_0603_6.3V6M 1 PC411 4.7U_0603_6.3V6M +3VALWP PC407 22U_0603_6.3V6M +3VLP PR405 3V_SN LDO 1.5UH_PCMB053T-1R5MS_6A_20% 680P_0603_50V7K 4.7_1206_5% PG @EMI@ OUT PC412 2 GND LX_3V @EMI@ 10 SY8208BQNC_QFN10_3X3 B+ 0.1U_0603_25V7K LX @ +3VALWP Check pull up resistor of SPOK at HW side 1 PC405 10U_0805_25V6K EMI@ PC404 2200P_0402_50V7K EMI@ PL401 HCB2012KF-121T50_0805 @EMI@ PC401 0.1U_0402_25V6 B+ PR404 150K_0402_1% ENLDO_3V5V 22u Capacitor change to 0603 size 2013/10/16 modify Vout is 3.234V~3.366V TDC=6A @ PJ401 +3VALWP 2 +3VALW JUMP_43X118 B+ EN1 and EN2 dont't floating EMI@ PL403 HCB2012KF-121T50_0805 5V_VIN @ PJ402 @EMI@ PC418 0.1U_0402_25V6 FB PR407 2.2_0603_5% 2 +5VALW JUMP_43X118 TDC=6A PC416 0.1U_0603_25V7K @ PR410 Add non-pop PR413 for Test 2013/11/04 modify 0_0402_5% @ PC428 22U_0603_6.3V6M @ PC427 22U_0603_6.3V6M PC423 22U_0603_6.3V6M PC422 22U_0603_6.3V6M 1 PC424 4.7U_0603_6.3V6M 5V LDO 150mA~300mA PC421 22U_0603_6.3V6M VL PC420 22U_0603_6.3V6M LDO +5VALWP PG SY8208CQNC_QFN10_3X3 1.5UH_PCMB053T-1R5MS_6A_20% 680P_0603_50V7K 4.7_1206_5% OUT LX_5V PR408 VCC 10 PC425 2 5V_SN LX @EMI@ GND SPOK_5V MAINPWON 5V_FB BST_5V @EMI@ SPOK PR409 2.2K_0402_5% 3V5V_EN +5VALWP PL404 PC419 4.7U_0603_6.3V6M EC_ON EN BS VCC_3V IN @ PR413 0_0402_5% @ EMI@ PC417 2200P_0402_50V7K PC415 10U_0805_25V6K PC414 10U_0805_25V6K Vout is 4.998V~5.202V PR406 PC413 6800P_0402_25V7K 1K_0402_5% 2 PU402 22u Capacitor change to 0603 size 2013/10/16 modify reserve PC427,PC428 for IC Application 2013/11/29 modify PC426 4.7U_0402_6.3V6M PR411 1M_0402_1% 3V5V_EN EC VDD0 is +3VL, PC13 UNPOP EC VDD0 is +3VALW, PC13 POP 4 Compal Secret Data Security Classification 2014/03/27 Issued Date 2016/03/27 Deciphered Date Title Compal Electronics, Inc +3VALW/+5VALW THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: A B C D Rev 1.0 Thursday, March 27, 2014 Sheet E 35 of 45 Module model information RT8207M_V1.mdd RT8207M_V2.mdd For Single layer For Dual layer D D VTTREF_1.5V off on on Note: S3 - sleep ; S5 - power off @ PC514 0.1U_0402_10V7K L/S Rds(on): 13mohm(Typ), 15.8mohm(Max) Idsm: 12A@Ta=25C, 10.5A@Ta=70C 1 +1.5VP PC510 0.033U_0402_16V7K PR506 10K_0402_1% +1.5VP B PR508 10K_0402_1% @ PR510 0_0402_5% @ PJ501 +1.5VP SUSP# 2 +1.5V JUMP_43X118 @ PJ502 2 @ PC515 0.1U_0402_10V7K JUMP_43X118 PJ503 @ +0.75VSP 2 +0.75VS JUMP_43X39 Compal Secret Data Security Classification Issued Date 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC PC507 10U_0805_6.3V6K VTTREF_1.5V @ PR509 0_0402_5% SYSON for this project Switching Frequency: 285kHz Ipeak=11A OCP:15.939A~13.371A OVP: 110%~120% VFB=0.75V, Vout=1.515V VTT FB S3 S5 MOSFET: 3x3 DFN H/S Rds(on): 27mohm(Typ), 34mohm(Max) Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C Choke: 7x7x3 Rdc=8.3mohm(Typ), 10mohm(Max) A PC506 10U_0805_6.3V6K 20 19 VLDOIN BOOT 18 17 UGATE TON FB_1.5V PR507 887K_0402_1% 1.5V_B+ VDDQ EN_0.75VSP VDD +0.75VSP off off on VTTREF VDDP 10 +5VALW PC513 1U_0603_10V6K GND RT8207MZQW _W QFN20_3X3 C Level L L H CS 21 Mode S5 S3 S0 11 PAD VTTSNS VDD_1.5V 12 PU501 VTTGND PGND +5VALW PQ502 AON7506_DFN33-8-5 PR504 5.1_0603_5% 13 LGATE 14 PR502 22.6K_0402_1% CS_1.5V PC508 1U_0603_10V6K 2013/10/14 update PQ502 AON7702A EOL chang >AON7506_SB000010A00 B 15 EN_1.5V DL_1.5V TON_1.5V 1 @EMI@ PC512 680P_0402_50V7K 2 ESR=17m ohm PC509 330U_2.5V_ESR17M_6.3X4.5 + @EMI@ PR503 4.7_1206_5% +0.75VSP PHASE 16 PC501 0.1U_0603_25V7K PL502 1UH_11A_20%_7X7X3_M +1.5VP SW _1.5V 2013/10/22 Modify PL502,PC509 change to common part BOOT_1.5V 0.75Volt +/- 5% TDC 1.4A Peak Current 2A DH_1.5V PQ501 AON7408L_DFN8-5 C +1.5VP PR501 2.2_0603_5% PGOOD BST_1.5V PC505 10U_0805_25V6K PC504 10U_0805_25V6K EMI@ PC503 2200P_0402_50V7K 1.5V_B+ @EMI@ PC502 0.1U_0402_25V6 B+ Pin19 need pull separate from +1.5VP If you have +1.5V and +0.75V sequence question, you can change from +1.5VP to +1.5VS EMI@ PL501 HCB2012KF-121T50_0805 Title A Compal Electronics, Inc +1.5VP/+0.75VSP Size Document Number Custom Date: Thursday, March 27, 2014 Rev 1.0 Sheet 36 of 45 Module model information SY8033_V1.mdd D D 22u Capacitor change to 0603 size 2013/10/16 modify FB=0.6V Note:Iload(max)=3.5A 2013/10/22 Modify PL601 change to common part 2 PC604 22U_0603_6.3V6M Rdown PC603 22U_0603_6.3V6M FB_1.8V PC602 68P_0402_50V8J PR604 20K_0402_1% Rup 22u Capacitor change to 0603 size 2013/10/16 modify PR606 10K_0402_1% 2 @EMI@ PC606 680P_0402_50V7K SY8033BDBC_DFN10_3X3 Note: When design Vin=5V, please stuff snubber to prevent Vin damage B 1 +1.8VALWP PG FB EN 11 PC605 0.1U_0402_16V7K 0.95_1.8VALW_PWREN SVIN TP @ PR601 0_0402_1% +1.8VSP_ON LX LX C PL601 1UH_2.8A_30%_4X4X2_F @EMI@ PR603 4.7_0603_5% PVIN PVIN LX_1.8V NC NC JUMP_43X79 10 PC601 1 PU601 22U_0603_6.3V6M 1 @ PJ601 +3VALW C Vout=0.6V* (1+Rup/Rdown) B @ PJ602 Delete PR605,because same net name have two PD resister in circuit 2013/11/29 modify +1.8VALWP 1 2 +1.8VALW JUMP_43X79 A A 2014/03/27 Issued Date Compal Electronics, Inc Compal Secret Data Security Classification Deciphered Date 2016/03/27 Title +1.8VALWP THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: Rev 1.0 Thursday, March 27, 2014 Sheet 37 of 45 D D Module model information SY8208D_V1.mdd EN pin don't floating If have pull down resistor at HW side, pls delete PR2 @ PR702 0_0402_5% for this project Ipeak=8A Add 22u*2 capacitor, Chock change to 0.68u meet DC-DC design check form 2013/10/02 Modify 0.95_1.8VALW_PWREN 1 C @ PC702 0.22U_0402_10V6K 2 1M_0402_1% PR703 SY8208DQNC_QFN10_3X3 FB = 0.6V PC715 22U_0603_6.3V6M PC716 22U_0603_6.3V6M PC712 22U_0603_6.3V6M PC711 22U_0603_6.3V6M 22u Capacitor change to 0603 size 2013/10/16 modify PR709 Rdown 20K_0402_1% 2 @ PR708 0_0402_5% +3VALW LDO_3V Rup +0.95VALWP LDO PG BYP PC714 4.7U_0603_6.3V6K ILMT PC713 4.7U_0603_6.3V6K FB ILMT_0.95V3 ILMT_0.95V TDC 8A PL702 0.68UH_PCMC063T-R68MN_15.5A_20% LX_0.95V PC710 47U_0805_6.3V6M 10 PC706 0.1U_0603_25V7K 1 LX PR705 0_0603_5% 2 GND BST_0.95V PC709 47U_0805_6.3V6M BS EN IN PC708 330P_0402_50V7K PR707 11.8K_0402_1% 10U_0805_25V6K PC705 10U_0805_25V6K PC707 B+_0.95V @ PR706 0_0402_5% PU701 @EMI@ PC704 0.1U_0402_25V6 1 LDO_3V @EMI@ PR704 @EMI@ PC703 4.7_1206_5% 680P_0603_50V7K 2SNB_0.95V 1 EMI@ PL701 HCB2012KF-121T50_0805 EMI@ PC701 2200P_0402_50V7K B+ C B Pin BYP is for CS Common NB can delete The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high @ PJ701 +0.95VALWP +3VALW and PC714 2 +0.95VALW B JUMP_43X118 VFB=0.6V Vout=0.6V* (1+Rup/Rdown) Vout=0.954V A A Compal Secret Data Security Classification Issued Date 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Title +0.95VALWP Size C Date: Compal Electronics, Inc Document Number Rev 1.0 Thursday, March 27, 2014 Sheet 38 of 45 CPU_B+ RT8880A_V1A.mdd for IC portion EMI@ PL801 HCB2012KF-121T50_0805 2 +APU_CORE 110K_0402_1% LGATE_NB1 45 LGATE_NB1 44 PHASE_NB1 43 UGATE_NB1 42 BOOT_NB1 PC801 10U_0805_25V6K PHASE1 PR823 2.2_0603_1% BOOT11 VGATE PR826 100K_0402_5% PC820 0.22U_0603_25V7K +3VS LGATE1 VR_ON PC826 PC831 0.1U_0402_25V4K 560P_0402_50V7K PR832 330P_0402_50V7K 2 SET1 10_0402_5% APU_core TDC 20A Peak Current 25A OCP current > 35A Load line -4mV/A FSW=450kHz DCR 1.4mohm +/-5% TYP H/S Rds(on) :6.7mohm , L/S Rds(on) :3mohm , 0.1U_0402_25V6 ISEN1N B @ PR831 4.12K_0402_1% 1 PR838 910_0402_1% MAX 8.5mohm 3.8mohm +5VS SET2 PR848 124K_0402_1% PC830 0.01U_0402_50V7K PR847 1K_0402_1% 1 +APU_CORE_NB APU_VDD_RUN_FB_L @ PC829 680P_0402_50V7K APU_VDDNB_SEN PR846 470_0402_1% 2 0.1U_0402_25V6 2 @ PR837 2K_0402_1% PC827 +APU_CORE PC821 1U_0402_16V7K SNB_APU @ PC828 @ 10K_0402_1% PR842 PR845 124K_0402_1% ISEN1P PR844 1K_0402_1% 2 PR829 2.61K_0402_1% 2 97.6K_0402_1% PR843 20.5K_0402_1% PL803 0.36UH_PDME064T-R36MS_24A_20% PR833 1 + ISEN1N-1 68P_0402_50V8J 2 2 1 BOOT1-1 EMI@ PC819 2200P_0402_50V7K PR820 0_0603_5% UGATE1 @EMI@ PC818 0.1U_0402_25V6 PGOOD CPU_B+ PC815 110K_0402_1% +5VS PC811 PR819 68U_25V_M +5VS PC816 10U_0805_25V6K 41 40 MAX 8.5mohm 3.8mohm CPU_B+ @EMI@ PR828 4.7_1206_5% BOOT1 PR814 10_0603_5% PQ803 AON6552_DFN5X6-8-5 UGATE1 46 PQ805 AON6554_DFN5X6-8-5 47 VCC PC814 PHASE1 39 38 37 EN ISENA1P 36 35 ISENA1N 100K_0402_1% PR827 TONSETA ISENA1P ISENA2N 34 ISENA2P 33 28 27 VCC VSENA VCC OCP_L SET2 LGATE1 48 C PWMA2 PGOODA BOOTA1 ISENA1N OFSA SET1 PVCC 49 @ APU_CORE_NB TDC 13A Peak Current 17 A OCP current > 33A Load line -4mV/A FSW=450kHz DCR 1.4mohm +/-5% TYP H/S Rds(on) :6.7mohm , L/S Rds(on) :3mohm , UGATEA1 50 PVCC OFS PR812 910_0402_1% PHASEA1 51 PQ804 AON6554_DFN5X6-8-5 LGATEA1 SVT SVD PC825 @ PR811 0_0402_5% +5VS @ PR813 0_0402_1% PC813 2.2U_0603_10V7K BOOT1 Pull high at HW side SNB_APU_NB 53 2.2U_0603_10V7K 1 BOOT2 UGATE2 PWM3 ISEN2P TONSET UGATE1 PROCHOT# PC808 1U_0402_16V7K ISENA1N 52 +APU_CORE_NB PC817 10U_0805_25V6K TONSET ISEN1N ISEN2N ISEN1P ISEN1N ISEN3P ISEN1P ISEN3N 10 11 VSEN PWROK SVC FBA 25 26 PHASE1 COMPA SET1 SET2 VDDIO 32 23 24 LGATE1 IMONA 31 OFS OFSA 0_0402_5% @ PR818 @ PR817 2 PC823 0.1U_0402_25V6 PH802 100K_0402_1%_B25/50 4250K 2 PC822 0.1U_0402_25V6 19.6K_0402_1% PR825 16.9K_0402_1% 0_0402_5% 16K_0402_1% PR816 24.9K_0402_1% PR815 2 PR824 1 22 APU_SVT PVCC V064 FBA 21 APU_SVD LGATE2 IBIAS 20 APU_SVC PH801 100K_0402_1%_B25/50 4250K 17 19 APU_PWRGD VREF 16 18 GND IMON 30 VREF IMONA PC812 1U_0402_6.3V6K +1.5VS VDDIO 15 PR810 2.61K_0402_1% ISENA1P PU801 RT8880BGQW_WQFN52_6X6 PHASE2 29 IMON +5VS RGND IBIAS COMPA 14 C PR822 7.68K_0402_1% FB COMP 2013/10/22 Modify PH801,PH802 change to common part 12 13 FB COMP +5VS PR821 4.99K_0402_1% D ISENA1N-1 PC807 68P_0402_50V8J PC804 10U_0805_25V6K PQ801 AON6552_DFN5X6-8-5 PHASE_NB1 4.7_1206_5% 0.22U_0603_25V7K CPU_B+ PL802 0.36UH_PDME064T-R36MS_24A_20% 680P_0603_50V7K PR808 PC806 BOOT_NB1-1 @EMI@ PC810 @EMI@ PR809 2 PR807 64.9K_0402_1% PC809 560P_0402_50V7K B+ PR801 0_0603_5% PR805 2.2_0603_1% BOOT_NB1 PQ802 AON6554_DFN5X6-8-5 PR806 10K_0402_1% UGATE_NB1 2 2K_0402_1% @ PR804 2 @ PC803 680P_0402_50V7K PR803 PR802 RT8880A_V1B.mdd for SW portion @EMI@ PC824 680P_0603_50V7K Module model information PC802 0.01U_0402_50V7K 10_0402_5% @ PC805 330P_0402_50V7K B 2013/10/16 Modify PQ801,PQ803 change to AON6552 PQ802,PQ804,PQ805 change to AON6554 APU_VDD_SEN 10_0402_5% D 2 APU_VDD_RUN_FB_L A A Delete PR834.PR835.PR836.PR839.PR840.PR841, follow vender FAE suggest 2013/11/29 modify Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Title APU_CORE/APU_CORE_NB Size Document Number Custom Date: Rev 1.0 Thursday, March 27, 2014 Sheet 39 of 45 +APU_CORE (36.4) +APU_CORE_NB (36.5) +APU_CORE PC907 10U_0805_6.3V6M 1U_0402_6.3V6K PC915 1U_0402_6.3V6K PC917 PC904 10U_0805_6.3V6M 1U_0402_6.3V6K PC914 1U_0402_6.3V6K PC916 PC903 10U_0805_6.3V6M PC902 10U_0805_6.3V6M 2 1U_0402_6.3V6K @ PC928 1U_0402_6.3V6K PC927 1U_0402_6.3V6K PC926 1U_0402_6.3V6K PC925 1U_0402_6.3V6K PC924 2 1U_0402_6.3V6K PC923 1U_0402_6.3V6K PC922 1 1U_0402_6.3V6K PC912 1U_0402_6.3V6K PC911 1U_0402_6.3V6K PC921 PC906 10U_0805_6.3V6M 1U_0402_6.3V6K PC910 1U_0402_6.3V6K PC920 PC905 10U_0805_6.3V6M 1U_0402_6.3V6K PC909 1U_0402_6.3V6K PC919 1U_0402_6.3V6K PC908 1U_0402_6.3V6K PC918 + 2 + PC935 560U_D2_2VM_R4.5M + @ PC934 330U_D2_2V_Y PC933 330U_D2_2V_Y PC932 560U_D2_2VM_R4.5M B +APU_CORE_NB +APU_CORE 1 + + 2 @ PC936 330U_D2_2V_Y B PC931 180P_0402_50V8J @ D C PC930 180P_0402_50V8J PC901 10U_0805_6.3V6M 1 PC929 0.22U_0402_16V7K 2 C 1U_0402_6.3V6K PC913 +APU_CORE_NB D A A 2014/03/27 Issued Date Compal Electronics, Inc Compal Secret Data Security Classification Deciphered Date 2016/03/27 Title APU_CORE/APU_CORE capacitor THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: Rev 1.0 Thursday, March 27, 2014 Sheet 40 of 45 Module model information TPS51212_V1.mdd for Single layer TPS51212_V2.mdd for Dual layer D UG_+1.5VSDGPUP SW _+1.5VSDGPUP VGA@ PR1006 470K_0402_1% LG_+1.5VSDGPUP 11 TPS51212DSCR_SON10_3X3 VGA@ PC1007 1U_0603_6.3V6M 2 @ TP +5VALW VGA@ PC1004 10U_0805_25V6K VGA_EMI@ PC1003 2200P_0402_50V7K PC1005 10U_0805_25V6K +1.5VSDGPUP @EMI@ PR1005 4.7_1206_5% C VGA@ PC1009 330U_2.5V_ESR17M_6.3X4.5 DRVL TST VRAM SW V5IN EN VFB 2013/10/22 Modify PL1002,PC1009 change to common part VGA@ PL1002 2.2UH_7.8A_20%_7X7X3_M 1 DRVH @ PC1010 @EMI@ 680P_0402_50V7K PC1006 0.1U_0402_16V7K RF_+1.5VSDGPUP VBST TRIP VGA@ PQ1002 AON7506_DFN33-8-5 PGOOD EN_+1.5VSDGPUP FB_+1.5VSDGPUP C VGA@ PR1001 VGA@ PC1001 2.2_0603_5% 0.1U_0603_25V7K 2 BST_+1.5VSDGPUP @ PR1004 0_0402_5% VGA_PW RGD 10 VGA@ PU1001 VGA@ PR1003 66.5K_0402_1% 2TRIP_+1.5VSDGPUP2 1 2013/10/18 Modify PR1004 change to ohm B+ @EMI@ PC1002 0.1U_0402_25V6 VGA@ PQ1001 AON7408L_DFN8-5 2013/10/16 Modify PQ1001 change to AON7408L PQ1002 change to AON7506 D VGA_EMI@ PL1001 HCB2012KF-121T50_0805 +1.5VSDGPUP_B+ + ESR=17m ohm VGA@ PR1007 11.5K_0402_1% 2 VGA@ PR1008 10K_0402_1% B MOSFET: 3x3 DFN H/S Rds(on): 27mohm(Typ), 34mohm(Max) Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C B @ PJ1001 +1.5VSDGPUP 2 +1.5VSDGPU JUMP_43X118 @ PJ1002 2 L/S Rds(on): 13mohm(Typ), 15.8mohm(Max) Idsm: 12A@Ta=25C, 10.5A@Ta=70C JUMP_43X118 Choke: 7x7x3 Rdc=15.5mohm +/-15% Vout PR1007 PR1008 PR1003 +1.2V 7.15K 10k 105K +1.05V 4.99k 10k 93.1k +1.5V 11.5K 10k 105K A +1.5V(for this project) Switching Frequency: 290kHz Ipeak=4.7A OCP:6.884A~5.751A OVP: 120%~130% VFB=0.704V, Vout=1.514V PR1003=66.5K Ohm A Compal Secret Data Security Classification 2014/03/27 Issued Date Title Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Compal Electronics, Inc 1.5VSDGPUP Size Date: Document Number Thursday, March 27, 2014 Rev 1.0 Sheet 41 of 45 B 0 1.100V 0 1.075V 0 1.050V 0 1 1.025V 1.000V 0.975V 1 0.950V 1 1 0 1 0 0.875V 1 0.850V 1 1 0.825V 1 0 0.800V 1 1 0.775V 25A (TDC) 21A (TDC) EDC 48A 37.5A 31.5A 26A OCP 57.6A 45A 37.8A Vboot 0.85V 0.85V Load line 1mohm 19A (TDC) 25A (TDC) NA 24A 28.5A 37.5A NA 31.2A 28.8A 34.2A 45A NA 0.85V 0.85V 0.9V 0.9V 0.9V NA 1mohm 1mohm - - - 1mohm NA 750 Ohm - - - 887 Ohm Rdroop PR1229 1.43K Ohm 1.13K Ohm 953 Ohm - - - 1.13K Ohm for LoadLine Setting PR1233 187K Ohm 147K Ohm 124K Ohm - - - 147K Ohm for Compensation PR1236 51.1K Ohm 51.1K Ohm 51.1K Ohm - - - 51.1K Ohm for Positive offset ISEN1_VGA VSUM+_VGA ISEN2_VGA +VGA_B+ VGA@ PL1203 0.22UH_PCME064T-R22MS_28A_20% Transient response : Rntcnet=(Rntcs+Rntc)*Rp/(Rntcs+Rntc+Rp) Cn=L*(Rntcnet+Rsum/N)/[Rntcnet*DCR*(Rsum/N)] N is the number of phases Rntc Rdroop=Io*LL/Idroop VSUM+_VGA +VGA_CORE PR1242 1_0402_1% VGA@ VGA@ PR1239 3.65K_0402_1% @EMI@ PR1238 4.7_1206_5% SNUB1_VGA @EMI@ PC1229 680P_0603_50V7K 2 VGA@ PR1244 2.61K_0402_1% Rntcs 1NTC_VGA VGA@ PR1245 11K_0402_1% Rp LGATE1_VGA VGA@ PR1241 10K_0402_1% 2 BOOT1_1_VGA PR1235 2.2_0603_5% VGA@ PC1220 0.22U_0603_25V7K VGA@ VGA@ PC1218 10U_0805_25V6K VGA@ PR1232 0_0603_5% TDC 28A Peak Current = 42A OCP Current = 48.6A Load line=mohm PHASE1_VGA VGA@ PR1248 976_0402_1% ISEN2_VGA ISEN1_VGA VSUM-_VGA 2013/10/22 Modify PH1201,PH1202 change to common part VSUM-_VGA Ri VGA@ PC1234 1U_0402_16V7K Layout Note: PH1202 should place near Phase1 Choke Compal Secret Data Security Classification Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title Date: B VSUM-_VGA 2013/11/29 Modify PL1202.PL1203 change to common part +5VS THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC A +VGA_CORE Ro VGA@ PR1240 10K_0402_1% +5VS VGA@ PC1232 0.033U_0402_16V7K VGA@ PC1231 0.15U_0603_16V7K 2 VGA@ UGATE1_VGA VGA@ PH1202 10K_0402_1%_B25/50 3370K VGA@ PR1247 10_0402_1% 2 Rsum VGA@ PC1217 10U_0805_25V6K +5VS PR1230 Pop: for Loadline disable PR1230 @: for Loadline enable and LL=1mohm 1 2013/10/25 Modify PR1229 change to 1.24K ohm PR1248 change to 976 ohm @EMI@ PC1210 @EMI@ PR1219 680P_0603_50V7K 4.7_1206_5% 2 SNUB2_VGA 1 2 +VGA_B+ 0_0402_5% VGA@ PL1202 0.22UH_PCME064T-R22MS_28A_20% PHASE2_VGA B+ Module model information: ISL62883C_V1A for IC ISL62883C_V1B for SW Choke/MOS on BTN ISL62883C_V2B for SW Choke on BTN, MOS on TOP VGA@ PC1223 1U_0603_10V6K 1 2 @ PR1230 10K_0402_1% @ PR12310_0402_5% 2 VSS_GPU_SENSE VGA@ PC1233 1000P_0402_50V7K Cn VGA@ PC1228 1000P_0402_50V7K @ PR1246 @EMI@ PC1202 0.1U_0402_25V6 VGA@ PR1213 GPU_VID0 VGA@ PC1206 0.22U_0603_25V7K GPU_VID0 GPU_VID1 GPU_VID2 GPU_VID3 VGA@ PR1217 2.2_0603_5% BOOT2_2_VGA BOOT2_VGA VGA@ PQ1201 AON6552_DFN5X6-8-5 10K_0402_1% 10K_0402_1% VGA@ PR1212 GPU_VID1 VGA@ PR1216 0_0603_5% UGATE2_VGA VSUM+_VGA @ PR1243 0_0402_5% PL1201 FBMA-L11-453215800LMA90T_2P ISL62883CHRTZ-T_TQFN40_5X5 VGA@ @ PC1230 330P_0402_50V7K 1 VGA_EMI@ 10K_0402_1% VGA@ PR1211 GPU_VID2 @ VGA@ PR1237 10_0402_1% VCC_GPU_SENSE Choke: 0.22uH (Size:7*7*4) Rdc=0.98mohm +-5% Heat Rating Current=28A Saturation Current=28A for OCP and LoadLine Setting +VGA_B+ VSUM-_VGA +VGA_CORE TYP MAX H/S Rds(on) :6.7mohm , 8.5mohm L/S Rds(on) :3mohm , 3.8mohm 887 Ohm 10K_0402_1% @ MOS 1.13K Ohm VGA@ PQ1203 AON6552_DFN5X6-8-5 11 12 13 14 15 16 17 18 19 20 16A (TDC) VGA@ VGA@ PR1234 1_0402_5% NA 17A (TDC) Ri PR1248 10K_0402_1% 10K_0402_1% PR1208 GPU_VID5 10K_0402_1% 10K_0402_1% PR1207 GPU_VID0 10K_0402_1% 32A (TDC) Remark: MARS LP/ SUN UL/ SUN PRO don't use this 2-phase solution VIN_VGA VGA@ PC1221 0.22U_0402_16V7K 0.800~1.150V BOOT1_VGA VSEN_VGA ISEN2_VGA VGA@ PR1236 51.1K_0402_1% 0.800~1.075V AGND Rdroop ISEN1_VGA 0.775~1.125V VGA@ PQ1204 AON6554_DFN5X6-8-5 41 VGA@ PR1229 1.24K_0402_1% for positive offset TDC 30 29 28 27 26 25 24 23 22 21 BOOT2 UGATE2 PHASE2 VSSP2 LGATE2 VCCP PWM3 LGATE1 VSSP1 PHASE1 PGOOD PSI# RBIAS VR_TT# NTC VW COMP FB ISEN3 ISEN2 VGA@ VGA@ PC1215 PR1228 390P_0402_50V7K 499_0402_1% 2FB1_VGA VGA@ PC1219 VGA@ PR1233 150P_0402_50V8J 147K_0402_1% 2FB2_VGA1 NA 0.775~1.000V PC1213 1U_0603_10V6K VGA@ PC1214 1000P_0402_50V7K VGA@ PR1227 5.9K_0402_1% VGA@ PC1211 22P_0402_50V8J VGA@ PC1216 33P_0402_50V8J 0.775~1.050V PC1212 1U_0603_10V6K COMP_VGA FB_VGA 2ISEN3_VGA Rfset VW_VGA 10 VGA@ PC1224 0.22U_0603_25V7K VGA@ PH1201 @ VDD_VGA 470K_0402_5%_B25/50 4700K SUN XT PU1201 Rth VGA@ PR1226 SUN PRO 40 39 38 37 36 35 34 33 32 31 VGA@ PR1225 100K_0402_5% 6.98K_0402_1% 0.775~1.125V Description SUN UL LGATE2_VGA RTN_VGA ISUM-_VGA +3VSDGPU VGA@ PR1220 147K_0402_1% CLK_EN# DPRSLPVR VR_ON VID6 VID5 VID4 VID3 VID2 VID1 VID0 Layout Note: PH1201 should place near phase1 H-side MOS @ VRON_VGA GPU_VID6 VGA@ PR1218 100K_0402_5% +3VSDGPU Rbias 0.775~1.175V AMD SUN series Vboot regulation GPU_VID4 GPU_VID5 VGA_PWRGD Switching frequency set : Rfset(kohm)=[period(us)-0.29]*2.65 =5.9Kohm fsw=1/period(us)=400KHZ VDDC ISEN1 VSEN RTN ISUMISUM+ VDD VIN IMON BOOT1 UGATE1 Recovery T 96C +-3 1.91K_0402_1% PSI#_VGA Recovery T 105C +-3 @ MARS LP VGA@ PR1215 +3VSDGPU VGA@ PC1222 0.22U_0402_16V7K protect T 100C +-3 RBIAS_VGA protect T 110C +-3 10K_0402_1% PR1226=1.5K 10K_0402_1% DPRSLPVR_VGA-1 10K_0402_1% PR1226=6.98K VGA@ PR1202 GPU_VID5 VGA@ PR1214 VGA@ PR1203 GPU_VID4 @ PR1249 0_0402_5% VGA@ PC1201 33P_0402_50V8J Thermal throttling: Protect: (6.98K+Rth)*60uA=1.2V => Rth=13.02K =>Tp=110C (+-3C) GPU_DPRSLPVR Recovery:(6.98K+Rth)*56uA=1.24V => Rth=15.16K => Tr=105C (+-3C) +3VSDGPU @ PR1250 1M_0402_1% VGA_ON_B 2013/11/29 Modify Delay Time follow HW request Add PD Resister(PR1250) 2013/12/16 Modify Delay Time follow HW request @ PR1201 0_0402_5% Rbias=147K =>overshoot reduction function disable Rbias=47k =>overshoot reduction function enable MARS PRO VGA@ PQ1202 AON6554_DFN5X6-8-5 2013/10/18 Modify EN Signal change to VGA_ON Delay Time follow HW request Vboot(merge) 0.900V MARS XT 0.925V PR1206 GPU_VID1 2 When Phase GPU config a DPSLPVR (Pin39)=0 PSI# (Pin2)=0 =>1 phase CCM operation mode b DPSLPVR (Pin39)=0 PSI# (Pin2)=1 =>2 phase CCM operation mode c DPSLPVR (Pin39)=1 PSI# (Pin2)=0 or =>1 phase DE operation mode 10K_0402_1% 1 PWM3 (Pin24) tie to 5V & CLK# (Pin40) external pull high => phase CPU VR config PWM3 (Pin24) tie to 5V & CLK# (Pin40) tie to GND or floating => phase GPU VR config @ PR1205 GPU_VID2 "Jet Type" PR1204 GPU_VID3 1 MARS XTX VGA@ PR1224 1_0402_1% GPU VGA@ PR1223 10K_0402_1% AMD MARS series VDDC 1.125V VGA@ PR1222 10K_0402_1% 1 VID1 VID2 PC1205 VGA@ 10U_0805_25V6K VID3 1 VID4 E UL: DDR3 Pro/XT/XTX: GDDR5 VID5 D LP: DDR3 Pro/XT/XTX: GDDR5 PC1204 VGA@ 10U_0805_25V6K GPIO15 VGA@ PR1221 3.65K_0402_1% GPIO20 VGA_EMI@ PC1203 2200P_0402_50V7K GPIO30 2013/10/16 Modify PQ1201,PQ1203 change to AON6552 PQ1202,PQ1204 change to AON6554 Remark: C GPIO29 VGA@ PR1210 GPU_VID3 GPIO21 PR1209 GPU_VID4 A C D Compal Electronics, Inc ISL62883C Document Number Rev 1.0 Sheet Thursday, March 27, 2014 E 42 of 45 VGA@ PC1331 2.2U_0402_6.3V6M VGA@ PC1332 10U_0402_6.3V6M VGA@ PC1342 22U_0603_6.3V6M VGA@ PC1343 22U_0603_6.3V6M VGA@ PC1314 10U_0402_6.3V6M VGA@ PC1324 2.2U_0402_6.3V6M VGA@ PC1325 560U_2.5V_M VGA@ PC1326 560U_2.5V_M + Issued Date + 2@ PC1327 330U_D2_2.5VY_R9M VGA@ PC1338 10U_0402_6.3V6M VGA@ PC1306 2.2U_0402_6.3V6M VGA@ PC1313 2.2U_0402_6.3V6M VGA@ PC1323 10U_0402_6.3V6M VGA@ PC1318 10U_0402_6.3V6M VGA@ PC1317 2.2U_0402_6.3V6M VGA@ PC1316 2.2U_0402_6.3V6M VGA@ PC1315 2.2U_0402_6.3V6M VGA@ PC1305 10U_0402_6.3V6M VGA@ PC1312 10U_0402_6.3V6M VGA@ PC1322 10U_0402_6.3V6M VGA@ PC1308 2.2U_0402_6.3V6M VGA@ PC1307 10U_0402_6.3V6M VGA@ PC1304 2.2U_0402_6.3V6M VGA@ PC1303 10U_0402_6.3V6M VGA@ PC1311 10U_0402_6.3V6M VGA@ PC1321 2.2U_0402_6.3V6M 2 VGA@ PC1337 10U_0402_6.3V6M 1 VGA@ PC1302 10U_0402_6.3V6M + VGA@ PC1336 10U_0402_6.3V6M 2 VGA@ PC1301 2.2U_0402_6.3V6M VGA@ PC1310 2.2U_0402_6.3V6M 1 VGA@ PC1320 2.2U_0402_6.3V6M 2 VGA@ PC1309 10U_0402_6.3V6M 1 VGA@ PC1319 2.2U_0402_6.3V6M 1 VGA@ PC1335 2.2U_0402_6.3V6M VGA@ PC1334 10U_0402_6.3V6M C D VGA@ PC1333 10U_0402_6.3V6M VGA@ PC1330 2.2U_0402_6.3V6M VGA@ PC1341 22U_0603_6.3V6M 1 VGA@ PC1329 10U_0402_6.3V6M 2 VGA@ PC1340 22U_0603_6.3V6M 1 VGA@ PC1328 10U_0402_6.3V6M 2 B VGA@ PC1339 22U_0603_6.3V6M +VGA_CORE +VGA_CORE Security Classification 2014/03/27 Deciphered Date 2016/03/27 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC AMD MARS GPU_CORE 560uF*2+330uF*1 10uF*8+2.2uF*16 D C AMD MARS meet ripple 22uF*5+10uF*11 B A A Compal Secret Data Title Compal Electronics, Inc Size Document Number Custom VGA_CORE CAP Date: Thursday, March 27, 2014 Rev 1.0 Sheet 43 of 45 Version change list (P.I.R List) Item D C Fixed Issue Page 1of for PWR Reason for change Design Change of Diode Application Rev PG# 0.2 32 Modify List Date Change PD101 to SCSS4004010(S SCH DIO BAS40-04 SOT23) Phase Design Change 2013/11/29 DVT Design Change Design Change of IC Application 0.2 35 Add non-pop component PC427,PC428 2013/11/29 DVT Design Change reduce part count 0.2 37 Delete PR605 PD resister 2013/11/29 DVT Design Change reduce part count 0.2 39 Delete @PR834.@PR835.@PR836.@PR839.@PR840.@PR841 2013/11/29 DVT Design Change Design Change of VGA Type Application 0.2 42 PR1205 change to non-pop PR1211 change to pop 2013/11/29 DVT Design Change Design Change of common part 0.2 34 Change PL301 to SH00000YG00 (S COIL 1UH +-30% 2.8A 4X4X2 FERRITE) 2013/11/29 DVT Design Change Design Change of common part 0.2 42 Change PL1202.PL1203 to SH000011H00 (S COIL 22UH +-20% 24A 7X7X4 MOLDING) 2013/11/29 DVT Design Change Design Change of Delay Time 0.2 42 Change PR1201 to SD028000080(S RES 1/16W +-5% 0402) Change PC1201 to non-pop 2013/11/29 DVT Design Change Design Change of EC Type Application 0.2 35 Add PD401 SCS00000Z00(S SCH DIO RB751V-40 SOD-323) 2013/11/29 DVT 10 Design Change Design Change of Circuit Application 0.2 42 Add PR1250 SD034100480(S RES 1/16W 1M +-1% 0402) 2013/11/29 DVT 11 Design Change Design Change of Delay Time 0.2 42 Change PR1201 to SD028000080(S RES 1/16W +-5% 0402) Change PC1201 to SE071330J80(S CER CAP 33P 50V J NPO 0402) 2013/12/16 DVT 12 Design Change Design Change of Circuit Application 0.2 33 Delete PR223.(remove HW hysteresis) 2013/12/16 DVT 13 Design Change Design Change of Circuit Application 0.2 42 Change PR1250 to non-pop 2013/12/16 DVT 14 Design Change Design Change of Circuit Application 0.2 34 Change PQ303,PQ304 to SB000010A00(S TR AON7506 1N DFN) 2013/12/19 DVT 15 Design Change Design Change of Circuit Application 0.2 33 Add PL202 SM01000C000 (S SUPPRE_ TAI-TECH HCB2012KF-121T50 0805) 2013/12/19 DVT D C B B A Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date A 2016/03/27 Title PWR_PIR THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: Thursday, March 27, 2014 Rev 1.0 Sheet 44 of 45 Version change list (P.I.R List) Item Fixed Issue Page of for PWR Reason for change Rev PG# Modify List Date Phase 16 Design Change Design Change of Circuit Application 0.2 33 Change PR211 to SD028000080(S RES 1/16W +-5% 0402) 2013/12/25 DVT 17 Design Change Design Change of Circuit Application 0.2 35 Change PC426 to pop 2013/12/25 DVT 18 Design Change Design Change of Circuit Application 0.2 33 Change PR216 to SD034162280(S RES 1/16W 16.2K +1% 0402) 2013/12/25 DVT 19 Design Change Design Change of Circuit Application 0.2 33 Change PR216 to SD034169280(S RES 1/16W 16.9K +-1% 0402) 2014/01/02 DVT 20 Design Change Design Change of Circuit Application 0.2 33 Change PR202 to SD034100280(S RES 1/16W 10K +-1% 0402) 2014/01/02 DVT 21 Design Change Design Change of Circuit Application 0.3 Change PR813,PR601,PR706,PR702,PR1004 to SD028000080(S RES 1/16W +-5% 0402) 2014/02/07 PVT 22 Design Change Design Change of Circuit Application 0.3 Remove PD401 Add @PR410 SD028000080(S RES 1/16W +-5% 0402) 2014/02/07 PVT D D C 37.38 39.41 C 35 B B A A Issued Date Compal Electronics, Inc Compal Secret Data Security Classification 2014/03/27 Deciphered Date 2016/03/27 Title PWR_PIR THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL Size Document Number AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Custom DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC Date: Thursday, March 27, 2014 Rev 1.0 Sheet 45 of 45 ... Z5WAE LA- B231P Date: Thursday, March 27, 2014 Sheet 23 of 45 D D LAN Connector JRJ1 CONN@ T2500 LAN_MIDI1 LAN_MIDI1+ LAN_MIDI1LAN_MIDI1+ LAN_MIDI0 LAN_MIDI0+ LAN_MIDI0LAN_MIDI0+... +3VS C2552 C2553 LAN_MIDI0+ LAN_MIDI0 LAN_MIDI1+ LAN_MIDI1 LAN_MIDI2+ LAN_MIDI2 LAN_MIDI3+ LAN_MIDI3- R2540 10K_0402_5% @ LAN_CLKREQ# +3V_LAN R2541 10K_0402_5%... 0_0402_5% 23 24 APU_PCIE_RST# LAN_CLKREQ# 30 29 PCIE_ARX_C_DTX_P1 PCIE_ARX_C_DTX_N1 25 26 21 22 LAN_MIDI0+ LAN_MIDI0LAN_MIDI1+ LAN_MIDI1LAN_MIDI2+ LAN_MIDI2LAN_MIDI3+ LAN_MIDI3- 10 XTLI XTLO_R 44

Ngày đăng: 22/04/2021, 17:31