1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

z62jm unlocked

69 5 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 69
Dung lượng 0,93 MB

Nội dung

5 Z62JM Block Diagram CPU VCORE FAN + SENSOR CPU MEROM-4M PAGE 50 D Discharge Circuits PAGE 35 Power On Sequence PAGE PAGE 38 D SYSTEM PWR PAGE 2,3 PAGE 51 GPU VCORE LVDS & INV PAGE 55 CLOCK GEN ICS954310 FSB 667MHz PAGE 12 BAT & CHARGER PAGE PAGE 57 CRT & TV OUT MCH-M Calistoga 945PM PAGE 13 PortBAR3 CRT C NVidia G72M-V PAGE 41 ~ 49 DDR2-667 Dual Channel DDR2 SO-DIMM X PAGE 14,15,16 Launch Board PAGE 6,7,8,9,10,11 DMI interface PAGE 37 PortBAR3 LPT C PAGE 36 PCIE *1 MINI CARD WLAN PAGE 37 PAGE 26 LPC 33MHz SUPER I/O SMSC LN47N217 PAGE 25 ICH7-M Azalia KEYPAD MATRIX PCI 33MHz PAGE 17,18,19,20 PAGE 36 EC IT8510E INSTANT KEY USB PAGE 28 B Giga LAN RTL8110SB PAGE 36 PAGE 32,33 PCMCIA PAGE 30 CardBus R5C841 1394 PAGE 31 PAGE 29,30 B SATA LED Control, Guage CARD READER PAGE 31 TPM PAGE 36 SATA HDD PAGE 24 USB 2.0 CON X4 PAGE 27 PATA ISA ROM Azalia Codec AD1986A PAGE 34 ODD Bluetooth PAGE 27 PAGE 25 PAGE 21,22,23 PAGE 26 MDC Conn A A PAGE 24 PortBAR3 USB Title : BLOCK DIAGRAM ASUSTek COMPUTER INC NB6 Size Project Name PAGE 37 Custom http://laptop-motherboard-schematic.blogspot.com/ Rev Z62J Date: Wednesday, August 16, 2006 Engineer: Sean1 Chou 2.1 Sheet 1 of 69 H_A#[16 3] H_REQ#[4 0] H_A#[31 17] H_D#[0 63] U1A 17 H_STPCLK# 17 H_INTR 17 H_NMI 17 H_SMI# D5 C6 B4 A3 STPCLK# LINT0 LINT1 SMI# AA1 AA4 AB2 AA3 M4 N5 T2 V3 B2 C3 RSVD[1] RSVD[2] RSVD[3] RSVD[4] RSVD[5] RSVD[6] RSVD[7] RSVD[8] RSVD[9] RSVD[10] B25 RSVD[11] LOCK# H4 RESET# RS[0]# RS[1]# RS[2]# TRDY# B1 F3 F4 G3 G2 HIT# HITM# G6 E4 BPM[0]# BPM[1]# BPM[2]# BPM[3]# PRDY# PREQ# TCK TDI TDO TMS TRST# DBR# AD4 AD3 AD1 AC4 AC2 AC1 AC5 AA6 AB3 AB5 AB6 C20 PROCHOT# THERMDA THERMDC D21 A24 A25 THERMTRIP# R2 54.9Ohm /X T1 H_INIT# 17 TPC28T H_LOCK# H_CPURST# H_RS#0 H_RS#1 H_RS#2 H_TRDY# H_RS#0 H_RS#1 H_RS#2 H_DSTBN#0 H_DSTBP#0 H_DINV#0 H_HIT# H_HITM# T2 TPC28T H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 R3 R4 R5 +VCCP_AGTL+ R7 R8 56Ohm 56Ohm 56Ohm T588 1 1TPC28T /X 56Ohm 56Ohm GND +VCCP_AGTL+ T3 TPC28T H_PROCHOT_S# CPU_THRM_DA CPU_THRM_DC C7 R9 1KOhm 1% PM_THRMTRIP# 4,7,17 H_DSTBN#1 H_DSTBP#1 H_DINV#1 A22 A21 GTL_REF RSVD[12] RSVD[A2] T22 A2 10uF + H_VID0 H_VID1 H_VID2 H_VID3 H_VID4 H_VID5 H_VID6 D unmount CE54 AD6 AF5 AE5 AF4 AE3 AF2 AE2 R2.1, No94-1 Place these caps on North side Secondary A RN1A B26 12G04600479A Layout note:Route VCCSENSE and VSSSENSE trace at 27.4 ohm with 25 mils spacing mismatch and 18mils trace on 7mils spacing 0Ohm unmount CE1,CE4 1 R1.1,No43 +VCORE 50 +1.5VS 7,9,20,26,35,52,56 Vcc Core Decoupling Caps Place these on bottom side +VCORE +VCCA_CPU +VCCP_AGTL+ 2,5,6,9 +VCORE +1.5VS V6 G21 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21 +VCCP_AGTL+ +VCCP_AGTL+ SOCKET479P AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AF10 AF12 AF14 AF15 AF17 AF18 AF20 P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 AF3 AF6 AF8 AF11 AF13 AF16 AF19 AF21 AF24 U1C VCC[68] VCC[1] VCC[69] VCC[2] VCC[70] VCC[3] VCC[71] VCC[4] VCC[72] VCC[5] VCC[73] VCC[6] VCC[74] VCC[7] VCC[75] VCC[8] VCC[76] VCC[9] VCC[77] VCC[10] VCC[78] VCC[11] VCC[79] VCC[12] VCC[80] VCC[13] VCC[81] VCC[14] VCC[82] VCC[15] VCC[83] VCC[16] VCC[84] VCC[17] VCC[85] VCC[18] VCC[86] VCC[19] VCC[87] VCC[20] VCC[88] VCC[21] VCC[89] VCC[22] VCC[90] VCC[23] VCC[91] VCC[24] VCC[92] VCC[25] VCC[93] VCC[26] VCC[94] VCC[27] VCC[95] VCC[28] VCC[96] VCC[29] VCC[97] VCC[30] VCC[98] VCC[31] VCC[99] VCC[32] VCC[100] VCC[33] VCC[34] VCCP[1] VCC[35] VCCP[2] VCC[36] VCCP[3] VCC[37] VCCP[4] VCC[38] VCCP[5] VCC[39] VCCP[6] VCC[40] VCCP[7] VCC[41] VCCP[8] VCC[42] VCCP[9] VCC[43] VCCP[10] VCC[44] VCCP[11] VCC[45] VCCP[12] VCC[46] VCCP[13] VCC[47] VCCP[14] VCC[48] VCCP[15] VCC[49] VCCP[16] VCC[50] VCC[51] VCCA VCC[52] VCC[53] VCC[54] VID[0] VCC[55] VID[1] VCC[56] VID[2] VCC[57] VID[3] VCC[58] VID[4] VCC[59] VID[5] VCC[60] VID[6] VCC[61] VCC[62] VCC[63] VCC[64] VCCSENSE VCC[65] VCC[66] VCC[67] VSSSENSE VSS[82] VSS[83] VSS[84] VSS[85] VSS[86] VSS[87] VSS[88] VSS[89] VSS[90] VSS[91] VSS[92] VSS[93] VSS[94] VSS[95] VSS[96] VSS[97] VSS[98] VSS[99] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] B +VCORE VSS[1] VSS[2] VSS[3] VSS[4] VSS[5] VSS[6] VSS[7] VSS[8] VSS[9] VSS[10] VSS[11] VSS[12] VSS[13] VSS[14] VSS[15] VSS[16] VSS[17] VSS[18] VSS[19] VSS[20] VSS[21] VSS[22] VSS[23] VSS[24] VSS[25] VSS[26] VSS[27] VSS[28] VSS[29] VSS[30] VSS[31] VSS[32] VSS[33] VSS[34] VSS[35] VSS[36] VSS[37] VSS[38] VSS[39] VSS[40] VSS[41] VSS[42] VSS[43] VSS[44] VSS[45] VSS[46] VSS[47] VSS[48] VSS[49] VSS[50] VSS[51] VSS[52] VSS[53] VSS[54] VSS[55] VSS[56] VSS[57] VSS[58] VSS[59] VSS[60] VSS[61] VSS[62] VSS[63] VSS[64] VSS[65] VSS[66] VSS[67] VSS[68] VSS[69] VSS[70] VSS[71] VSS[72] VSS[73] VSS[74] VSS[75] VSS[76] VSS[77] VSS[78] VSS[79] VSS[80] VSS[81] A4 A8 A11 A14 A16 A19 A23 A26 B6 B8 B11 B13 B16 B19 B21 B24 C5 C8 C11 C14 C16 C19 C2 C22 C25 D1 D4 D8 D11 D13 D16 D19 D23 D26 E3 E6 E8 E11 E14 E16 E19 E21 E24 F5 F8 F11 F13 F16 F19 F2 F22 F25 G4 G1 G23 G26 H3 H6 H21 H24 J2 J5 J22 J25 K1 K4 K23 K26 L3 L6 L21 L24 M2 M5 M22 M25 N1 N4 N23 N26 P3 Max 1.102V Max 2.5A C A7 A9 A10 A12 A13 A15 A17 A18 A20 B7 B9 B10 B12 B14 B15 B17 B18 B20 C9 C10 C12 C13 C15 C17 C18 D9 D10 D12 D14 D15 D17 D18 E7 E9 E10 E12 E13 E15 E17 E18 E20 F7 F9 F10 F12 F14 F15 F17 F18 F20 AA7 AA9 AA10 AA12 AA13 AA15 AA17 AA18 AA20 AB9 AC10 AB10 AB12 AB14 AB15 AB17 AB18 U1D Typ 1.05V Typ D +VCORE YUNAH FSB667 Min VCCP 0.997V Min ICCP HFM 1.356V C0 27A YUNAH FSB667 LFM TYP VCC 1.14V 1.2V C4 C3 ICC 0.9A 7.59A 2.1 Sheet of 69 1 +3VS When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge the wrong detection place Q2 near U2 2 +VCORE 10KOhm GND 6 10KOhm GND Q4A UM6K1N +12V +5VS +3VS +3VA 34,35,61 13,19,20,21,22,27,28,35,36,37,46,50,61 5,7,9,11,12,13,14,15,17,19,20,21,22,24,25,26,27,28,29,35,38,42,43,45,46,50,52,60,61 12,20,22,28,38,54,56,59,63 C OVER_TEMP# U6 output maximum will be 10.5V (VCC-1.5V) which will damage sourth bridge Add a MOS to tansfer it to +3V level Q4B UM6K1N 28,46 OVER_TEMP# +VCORE 3,50 +12V +5VS +3VS +3VA RN3D GND CN7 WtoB_CON_3P 12G170000038 RN3C GND C GND HOLD1 GND GND /X GND +3VS /X LM358MX Must confirm pin1,pin2,pin3 signal HOLD2 C44 100PF/50V +3VS R25 15KOhm 1% R24 10KOhm BO GND 2N7002 /X S G B+ + B- - GND 330Ohm FANSP1 R26 10KOhm 11 22 DLY_OP_SD Q3 GND D 2 GND R22 GND A+ + VCC A- - AO R23 14.7KOhm 1% D1 1N4148W 2N7002 S +V5S_FAN GND U2 28 FAN0_DA C1073 22UF/6.3V +12V D G R7086 10KOhm G C43 0.1UF/10V 1000PF/50V 11 C42 FAN0_TACH 28 D Q1 +5VS 3 D RN3B 10KOhm +V5S_FAN Q2 SI2301BDS_T1_E3 +5VS S SW: FAN_DA1 must be low during S3 Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy 11 +V5S_FAN KBC will issue a analog ( a voltage level ) signal D CPU FAN Fan Speed Control R21 10KOhm +3VA GND GND +3VS VSUS_ON R28 10KOhm /X VSUS_ON 28,51 R29 1MOhm D Q6 C S C45 0.22UF/6.3V B 2N7002 1 Q7 R34 2,7,17 PM_THRMTRIP# G 11 330Ohm B E PMBS3904 GND B GND GND Route H_THERMDA and H_THERMDC on the same layer +3VS +3.3VS_THM R1025 +3.3VS_THM 0Ohm 1 +5VS OTHER SIGNALS 12 mils ===============GND 10 mils =========H_THERMDA(10 mils) 10 mils =========H_THERMDC(10 mils) 10 mils =========GND 12 mils -OTHER SIGNALS Standby Mode: 3uA(Max 10uA) Full Active: 0.5 mA(Max 1mA) C47 0.1UF/10V S 2 3 D 28 THRM_CPU# SMB1_CLK SMB1_DAT SMBALERT# VCC SCLK DXP SDA DXN ALERT# GND OVERT# 4"-8" A R1.1 No29-1 4"-8" CPU_THRM_DA C46 2200PF/50V MAX6649MUA 2N7002 /X A 11 U3 28 SMB1_CLK 28 SMB1_DAT G Q5 Avoid BPSB,Power CPU_THRM_DC OVER_TEMP# R7091 0Ohm Title : THER-SENSOR,FAN ASUSTek COMPUTER INC NB6 Size Project Name Custom http://laptop-motherboard-schematic.blogspot.com/ Rev Z62J Date: Wednesday, August 16, 2006 Engineer: Sean1 Chou 2.1 Sheet of 69 +VCCP_AGTL+ Request PCIE_REQ1# PCIE_REQ2# PCIE_REQ3# Control net Net name PCIE0(#),PCIE6(#) None PCIE1(#),PCIE8(#) PCIE2(#),PCIE4(#) R40 1KOhm /X R42 1KOhm /X 1KOhm R44 /X None CLK_PCIE_MINICARD1(#) R46 D PCIE_REQ4# PCIE3(#),PCIE5(#), PCIE7(#) CPU_BSEL0 1KOhm /X R41 0Ohm MCH_BSEL0 Bclk CPU_BSEL1 R45 0Ohm MCH_BSEL1 CPU_BSEL2 R47 0Ohm MCH_BSEL2 FSB 133 533 166 667 FSLC FSLB FSLA BSEL2 BSEL1 BSEL0 L L H L H H +VCCP_AGTL+ +VCCP_AGTL+ 2,3,6,9 +3VS +3VS 4,7,9,11,12,13,14,15,17,19,20,21,22,24,25,26,27,28,29,35,38,42,43,45,46,50,52,60,61 None D GND +3VS +3VS_CLK L1 1 C54 C55 PLACE termination close to source IC 2 C53 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V C52 2 C51 10UF/10V L2 120Ohm/100Mhz 2 120Ohm/100Mhz C50 0.1UF/10V 1 1 C49 0.1UF/10V +3VS_CLK GND CLK_CPU_BCLK R48 49.9Ohm CLK_CPU_BCLK# R49 49.9Ohm CLK_MCH_BCLK R50 49.9Ohm CLK_MCH_BCLK# R51 49.9Ohm CLK_PCIE_ICH R52 49.9Ohm CLK_PCIE_ICH# R55 49.9Ohm CLK_MCH_3GPLL R57 49.9Ohm CLK_MCH_3GPLL# R58 49.9Ohm CLK_PCIE_MINICARD R500 49.9Ohm CLK_PCIE_MINICARD# R501 49.9Ohm CLK_G72 R7077 49.9Ohm CLK_G72# R7078 49.9Ohm CLK_PCIE_SATACLKT R7079 49.9Ohm CLK_PCIE_SATACLKC R7080 49.9Ohm GND 1 C65 27PF/50V 0Ohm +3VS_VDDA GND GND 27MHz selected by SELPCIE0_LCD# and SELLCD_27# 46 CLK_27FIX 46 CLK_27SS R70 32 CLK_LAN_PCI R72 29,40 CLK_CBPCI 1 B +3VS_CLK 24 CLK_TPMLPC GND 18 CLK_ICHPCI +3VS_CLK R61 R62 CPUCLKT0 CPUCLKC0 52 51 R63 R64 CPUCLKT2_ITP/PCIEXT8 CPUCLKC2_ITP/PCIEXC8 44 43 PEREQ1#/PCIEXT7 PEREQ2#/PCIEXC7 41 40 PCIEXT6 PCIEXC6 39 38 R66 PCIE6 R7075 PCIE#6 R7076 PCIEXT5 PCIEXC5 36 35 PCIE5 TPC28T PCIE#5 TPC28T PCIEXT4 PCIEXC4 30 31 PCIE4 R76 PCIE#4 R78 1 33Ohm 33Ohm CLK_MCH_3GPLL CLK_MCH_3GPLL# PCICLK2/REQ_SEL PCIEXT3 PCIEXC3 24 25 PCIE3 R504 PCIE#3 R505 33Ohm 33Ohm CLK_PCIE_MINICARD 26 CLK_PCIE_MINICARD# 26 SELLCD_27#/PCICLK_F1 PCIEXT2 PCIEXC2 22 23 PCIE2 R80 PCIE#2 R82 33Ohm 33Ohm CLK_PCIE_ICH 18 CLK_PCIE_ICH# 18 ITP_EN/PCICLK_F0 PCIEXT1 PCIEXC1 19 20 PCIE1 PCIE#1 SATACLKT SATACLKC 26 27 SATACLKT SATACLKC 33Ohm 33Ohm CLK_PCIE_SATACLKT 17 CLK_PCIE_SATACLKC 17 DOTT_96MHz DOTC_96MHz 14 15 DOT96 TPC28T DOT96# TPC28T GNDA 58 X1 57 X2 PCICLK5 1R71 PCICLK4 SELPCIEX0_LCD#PCICLK5 PCICLK4 PCICLK3 PCICLK3 64 54 14,15,19,24,26 SMB_DAT_S 55 SDATA 47 IREF C63 R65 0.1UF/10V GND 1 33Ohm 33Ohm CLK_MCH_BCLK CLK_MCH_BCLK# 1 33Ohm 33Ohm CLK_CPU_BCLK CLK_CPU_BCLK# TPC28T TPC28T T5 T6 10KOhm 10KOhm 33Ohm 33Ohm 2 GND CLK_G72 42 CLK_G72# 42 T11 T12 1 TPC28T TPC28T B T576 T577 R7081 R7082 C GND T589 T590 +3VS R506 10KOhm +3VS 2 2 2 SCLK C73 C72 C71 C70 C69 C68 C66 2 CLK_MCH CLK_MCH# CLK_CPU CLK_CPU# 46 FSLB/TEST_MODE R81 27Ohm PCICLK_F1 10KOhm R1024 PCICLK_F0 R83 47Ohm R84 10KOhm 1 49 48 VDDA 16 R79 47Ohm R508 10KOhm 1 CPUCLKT1 CPUCLKC1 45 FSLA/USB_48MHz PCICLK2 STP_CPU# 19,50 14,15,19,24,26 SMB_CLK_S STP_PCI# 19 62 VDDCPU 12 47Ohm 2 63 CPU_STOP# VDD 50 27SS/LCD_SSCGC/PCIEX0C R69 PCI/PCIEX_STOP# 34 27FIX/LCD_SSCGT/PCIEX0T R77 28 CLK_ECPCI +3VS_VDDREF 18 33Ohm 10KOhm GND 39Ohm 25 CLK_SIOPCI 56 17 CPU_BSEL0 CPU_BSEL1 GND VDDREF 33Ohm FSA R54 1Ohm +3VS_VDD48 33Ohm 33Ohm 2.2KOhm R53 2.2Ohm 11 VDDPCIEX1 VDDPCIEX2 VDDPCIEX3 R1009 1 C59 C60 0.1UF/10V 10UF/10V VDD48 21 28 42 R1008 R68 19 CLK_USB48 2 R510 2 X1 14.318Mhz C64 27PF/50V 2 GND GND IC1 2.2Ohm C62 0.1UF/10V VDDPCI2 C VDDPCI1 1 C61 10UF/10V C56 C57 C58 0.1UF/10V 0.1UF/10V 10UF/10V Pin34 is PWRSAVE# R56 +3VS_CLK 1 +3VS_VDDPCI 1 GND internal pull high PEREQ3# 32 PEREQ4# 33 MCH_CLK_REQ# R507 0Ohm GND 1/X Vtt_PwrGd#/PD +3VS 10 R89 2.2KOhm REF1/FSLC/TEST_SEL REF0 61 60 REF1 REF0 R90 R91 1 R87 10KOhm CLKREQ# 26 R509 10KOhm GND R77,R79,R83 change to 47Ohm A GND1 GND2 GND3 GND4 GND5 GND6 GND7 33Ohm 33Ohm /X No2.1, No97 2 13 29 37 53 59 R85 475Ohm 10PF/50V /X 10PF/50V 10PF/50V /X /X 10PF/50V /X 10PF/50V 10PF/50V 10PF/50V R1.1 No30-1 R72 change to 39Ohm /X /X /X CLK_EN# 50 CPU_BSEL2 CLK_14_SIO 25 CLK_ICH14 19 ICS954310CGLFT R81 change to 27Ohm A R1.2, No59 PEREQ Register: 00100000 PCIE*3 is controlled R5500 VGA CORE VOLTAGE=1.1V >R5000 R5507 1KOhm C5510 UNMOUNT MOUNT 2 20 R5503 ILIM 18 DH Imax=9A BST SKIP D5502 EC31QS04 100KOhm VCC 17 +VGA_VCORE_O PR_2.0 R5502 14 0.1UF/25V C5505 R5501 4,56,61,63 SUSB#_PWR 16 60 PWR_OK_VGA V+ 4.7UF/10V_0805 VDD S SI4800BDY 13 G U5500 1844VCC C (1.0V/8A) D Q5500 C5504 B 15UF/25V CE5500 AC_BAT_SYS 0.1UF/25V @ TPC28TTPC28TTPC28TTPC28TTPC28T T5501 T5502 T5503 T5504 T5505 1 1 1 +VGA_VCORE 1 1 TPC28TTPC28TTPC28TTPC28TTPC28T T5506 T5507 T5508 T5509 T5510 A A Title :POWER_VGA_CORE Engineer: Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ Sheet 55 of 69 +1.2VSP D D JP5601 Q5600 SI2304BDS C5603 R5602 18.7KOhm C5602 + CE5600 100UF/6.3V_7343D +1.2VSPO CM8562GISTR C5601 10UF/6.3V_0805_X5R 1 2 2MM_OPEN_5MIL_G @ PGND AGND VCCA REFEN G 1 C C5604 0.1UF/50V Q5601B 2 UM6K1N R5600 SUSB#_PWR TPC28T T5600 Q5601A 51,52,53,54,55,61,63 JP5600 Imax=1.5A 100KOHM_0402 R5603 C R5604 100KOHM_0402 +1.2VSP VIN VFB VOUT0 VOUT1 GND S TPC28T T5601 +12VS +3VA R5601 20KOhm U5600 +1.5VS D +2.5VREF +5VA 2 2MM_OPEN_5MIL_G @ 0.1UF/25V 10UF/10V_1206 UM6K1N 0.01UF/50V C5600 100KOhm B B A A Title : Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_+1.2VSP Engineer: Sheet 56 of 69 TPC28T T5701 TPC28T T5702 AC_BAT_SYS_IN 1 R5700 22kOhm 90W/19V >4.74A AC_BAT_SYS Q5700 TPC28T TPC28T TPC28T TPC28T T5700 T5703 T5704 T5705 28,37,39,59,60 A/D_DOCK_IN Q5701 1 TPC28T TPC28T TPC28T TPC28T TPC28T T5706 T5707 T5708 T5709 T5710 L5703 150Ohm/100Mhz C5701 0.01UF/25V 1SS355 CHG_PDL CHG_PDS 3S2P/3P/4P CHG_PDS CHG_SRC CHG_SRC CHG_SRC AC_BAT_SYS_IN 1KOhm/100Mhz BAT_S CHG_PDL 1 G BAT_CON L5701 TPC28T T5721 R5702 22kOhm D D5700 TPC28T TPC28T TPC28T TPC28T T5717 T5718 T5719 T5720 L5702 150Ohm/100Mhz BAT D S TPC8107 BAT C5700 0.01UF/25V S D G G TPC8107 1 Q5702 TPC8107 AC_BAT_SYS D 10mOHM_3720 1 1 D S R5701 A/D_DOCK_IN CHG_SRC 0.1UF/25V C5703 TPC28T T5711 AC_BAT_SYS 1 + D5702 FS1J4TP 1 C5714 1000PF/50V Q5707 47K BATSEL_3S# (3S#/4S) 28,60 PR_2.0 TPC28T T5723 C E Q5712 2N7002 @ 2 S 100KOhm @ @ @ 47UF/6.3V ER_V2 R5726 300KOhm @ R5724 2 S @ G C5718 0.1UF/25V @ D 11 0.1UF/25V R5720 2N7002 V- D5703 2 G Q5709 11 - LMV321IDBVR @ 1SS355 @ D C5717 1SS355 @ 0.1UF/25V 3 U5701 V+ C5720 + D5705 Vref=1.38V C5719 R5725 243KOhm @ AD_IINP 2 S PWRLMT# 28 +2.5VREF Mode pin : Vmode > 2.8V (trie to LDO pin) > Cells 2.0 > Vmode > 1.6V (floating) > Cells 0.8 > Vmode (trie to GND) > Learning mode 1 100KOhm @ UMC4N @ D 11 28 BAT_LEARN C5716 0.22UF/10V 2N7002 R5719 47K G S +5VLCM Q5713 2N7002 A G 47K B 15KOhm ER_V2 D Q5710 B 10K R5721 2N7002 E 4.7KOhm 11 39,59,60 TS# C R5718 100KOhm @ Q5708 +5VCHG S R5722 TPC28T T5722 2N7002 G B S D 11 Q5711 G VICTL < 0.8V or DCIN < 7V > Charger Disable 28 CHG_EN# D 11 2N7002 MAX8725_LDO 2 S G 28 BATSEL_2P# Check this function >When the adaptor pull in, the battery connector will have one pulse(without battery) PKPRES# C5715 1UF/16V D 3 11 PKPRES# R5723 VIINP=Iin*Rs*G*R5717 >Iin=4.6A 100KOhm C5711 0.01UF/50V 0.1UF/25V C5713 R5717 10KOhm_0.1% C5712 0.047UF/50V R5711 10KOhm CHG_CCI 1 MAX8725_LDO S 2N7002 15UF/25V_7343D GND2 PDL PDS CSSP CSSN SRC DHI DHIV IINP CLS ICTL VCTL CCI CCV CCS 10 11 12 13 14 1UF/16V 1UF/16V C5710 C5709 2 8.25KOhm R5716 4.99KOhm R5715 97.6KOhm R5714 120KOhm AD_IINP R5712 1% 36.5KOhm Q5704 SI4800BDY U5700 MAX8725ETI ER_V2 Q5705 60 A/D_SD# BAT CE5700 2 29 28 27 26 25 24 23 22 C5708 4.7UF/25V_1210 R5708 90.9KOhm R5710 R5709 R5713 1.91KOhm 31 G B 28 AC_APR_UC 25mOHM_3720 Q5706 11 28 PRECHG D S => Vbatt = 4.2V R5706 10UH_#919AS CHG_CCV = Cell * { Vref +[ (VCTL- 1.8V) / 9.52 ] } 3.Vbatt VCTL= 1.588V L5700 ER_V1 Iin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF] VCLS= 2.40V =>Iin(max)=4.262A =>Constant Power = 19* 4.262=81W (R5708=90.9K,R5714=120K) C CHG_CCS TPC28T T5724 2.Adapter Rsense(ADin)=0.01ohm 21 20 19 18 17 16 15 DLOV DLO PGND CSIP CSIN BATT GND1 C5707 1UF/25V G VICTL= 3V => Ichg = 2.5A VICTL= 1.68V => Ichg = 1.4A (R=26.56KOhm) DCIN LDO ACIN REF GND/PKPRES# ACOK MODE Q5703 SI4835BDY D 13.3KOhm 1.Charge 40.2KOhm R5707 Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V] Rsense(CHG)=0.025 ohm ER_V1 AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.446V active 2 100KOhm R5704 100KOhm MAX8725_REF R5703 33Ohm_0805 D G R5705 REF : 4.2235V MAX8725_LDO C5706 0.1UF/25V S C TPC28T T5712 D5701 1SS355 + MAX8725_LDO A/D_DOCK_IN A/D_DOCK_IN LDO : 5.4V CHG_PDL CHG_PDL CE5701 C5705 2 CHG_PDS 15UF/25V_7343D CHG_PDS 0.1UF/25V 0.1UF/25V C5704 0.1UF/25V C5702 AC_BAT_SYS A 100KOhm POWER LIMIT CIRCUIT Title : Size Custom Project Name Rev Z62J http://laptop-motherboard-schematic.blogspot.com/ 1.1 Date: Wednesday, August 16, 2006 POWER_CHARGER Engineer: Sheet 57 of 69 D D C C B B A A Title : Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_PIC Engineer: Sheet 58 of 69 BATTERY IN DETECT SR ADAPTER IN DETECT TPC28T T5900 +3VA BAT_IN_OC# 28 R5901 Check this function SR D 17.71V A/D_DOCK_IN Q5900B UM6K1N 243KOhm 28 ACIN_OC# C 1000PF/50V_0402 R5902 Q5900A UM6K1N 39,57,60 TS# TPC28T T5901 R5900 B E Q5901 PMBS3904 R5903 10KOhm C5901 0.1UF/25V 1 C5900 2 D 100KOhm_0402 100KOhm_0402 1 +5VLCM C C +5VLCM, +5VCHG & +2.5VREF +5VCHG A/D_DOCK_IN U5900 F02JK2E R5904 1KOhm +2.5VREF U5901 C5902 1UF/10V_0402 1UF/10V_0402 C5904 LM4040BIM3 1 TPC28T T5904 L78L05ACUTR 1UF/25V_0805 C5903 4.7UF/25V_0805 1 GND 1 INPUT OUTPUT ER_V1 B TPC28T T5902 D5900 TPC28T T5903 +5VLCM +5V C5905 B A A Title : Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_DETECT Engineer: Sheet 59 of 69 BATTERY A/D_SD# (OVP) 1 A/D_DOCK_IN R6001 47KOhm_0402 @ 100KOhm_0402 @ OVP=13.03V R6024 R6010 316KOhm_0.1% @ TPC28T 2 1 +5VLCM T6009 R6007 +5VA 100KOHM_0402 @ @ 2N7002 (3S#/4S) D S C6005 0.1UF/16V_0402 1 2 @ ER_V2 Q6007 G 2N7002 @ S 2 Q6003 2N7002 @ 11 TS# 39,57,59 G S @ PD6001 1SS355 @ D C6008 10UF/10V 2 @ D 11 G @ R6026 1MOhm +5VSUS @ R6014 80.6KOhm @ C 3 28,57 BATSEL_3S# R6025 Q6004 @ ER_V2 10UF/6.3V_0805 ER_V2 R6013 2 C @ R6006 82KOhm @ C6001 75KOhm_0.1% @ PR6015 300KOhm 4.7UF/10V_0805 510KOhm @ C6002 E U6000 LMV358IDR @ VCC VOUT1 VOUT2 VIN1VIN1+ VIN2GND VIN2+ ER_V2 TPC28T B 1 100KOhm @ B C T6000 PMBS3904 @ C Q6002 SR BAT_S 0.1UF/16V_0402 C6000 1 PMBS3906 @ C6004 @ @ 57 A/D_SD# +2.5VREF Q6001 0.1UF/25V E TPC28T D R6003 T6001 5.1KOhm_0402 D R6002 POWER GOOD DETECTER B B R6023 100KOhm_0402 +3VS +3VSUS 38,51 3V_5V_PWRGD JP6000 R6022 100KOhm_0402 T6007 TPC28T 55 PWR_OK_VGA @ VRM_PWRGD TPC28T T6004 DDR_PWRGD TPC28T T6005 3V_5V_PWRGD TPC28T T6006 1.05V_1.5V_PWRGD TPC28T T6008 PWR_OK_VGA Q6010B UM6K1N C6007 4.7UF/6.3V SHORTPIN JP6004 Q6010A UM6K1N 52 1.05V_1.5V_PWRGD @ SHORTPIN JP6003 A R6021 560KOhm @ 2 SHORTPIN JP6001 53 DDR_PWRGD D6000 1SS355 @ TPC28T T6003 A 19,38,50 VRM_PWRGD FORCE_OFF# 51 21,28,35,61 SUSB# SHORTPIN Title : Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_PROTECT Engineer: Sheet 60 of 69 SUSC#_PWR POWER 2 TPC28T T6125 C (0.03A) 100KOhm 10K Q6105 UMC4N C +12V R6104 B B 47K E R6110 100KOhm E C 1 C6102 0.1UF/50V 1 +5V (4.565A) 0Ohm 47K 47K D TPC28T T6109 SUSC#_PWR 1KOhm SUSB#_PWR 51,52,53,54,55,56,63 SUSB#_PWR TPC28T T6108 R6102 TPC28T T6124 R6101 TPC28T T6105 C6101 0.1UF/50V TPC28T T6123 +12VSUS 21,28,35,60 SUSB# (2A) 0Ohm DRAIN_2 SOURCE_3 SOURCE_4 GATE_2 FDW2501NZ C C6100 0.1UF/50V @ +3V G R6100 2 Q6106 N DRAIN_1 SOURCE_1 SOURCE_2 GATE_1 +5VO TPC28T TPC28T T6106 T6107 S Q6100 PMN45EN D D TPC28T T6104 TPC28T T6103 +3VO TPC28T T6102 TPC28T TPC28T T6100 T6101 SUSB#_PWR POWER TPC28T T6114 0Ohm 1 26,28,32,35 SUSC# +3VS R6106 TPC28T T6119 (3.324A) 1KOhm SUSC#_PWR 53,63 SUSC#_PWR C6103 0.1UF/25V @ B G D B TPC28T T6113 R6105 2 S Q6102 PMN45EN 11 TPC28T T6112 +3VO TPC28T T6111 TPC28T T6110 2 C6104 0.047UF/16V ER_V2 FDW2501NZ +1.8V G 150KOhm +12VS 100KOhm C6108 0.47UF/16V ER_V1 A 100KOhm (0.01A) Title : R6109 C 10K B Q6104 UMC4N B 47K E 47K SUSB#_PWR +12VS E 47K TPC28T T6122 C 2 TPC28T T6121 +12VSUS +1.8VS R6111 R6108 A Size Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_LOAD SWITCH Engineer: Custom (1.41A) C6107 0.1UF/25V @ S C6105 0.1UF/25V @ C6106 0.1UF/50V TPC28T T6120 Q6107 PMN45EN +5VS (3.28A) TPC28T T6127 11 TPC28T T6126 TPC28T T6118 D 0Ohm 1 R6107 11 TPC28T T6117 DRAIN_2 SOURCE_3 SOURCE_4 GATE_2 Q6108 N DRAIN_1 SOURCE_1 SOURCE_2 GATE_1 +5VO TPC28T TPC28T T6115 T6116 Sheet 61 of 69 A/D_DOCK_IN L78L05ACUTR (Regulator) +5VCHG +5VLCM SWITCH (F02JK2E) +5V D LM4040BIM (Regulator) AC_APR_UC MAX8725 BATSEL_2P# PRECHG AC_BAT_SYS (Controllor) A/D_SD# BAT_LEARN BATSEL_3S# CHG_EN# MAX1837 (Regulator) PRECHG SUSC#_PWR UMC4N AC_BAT_SYS (SWITCH) (100mA) +12VSUS MIC5235BM VSUS_ON (Regulator) UMC4N (SWITCH) SUSB#_PWR +V3V +3VAO MIC5235BM (Regulator) SHUT_DOWN# +2.5VREF BAT D +12V +12VS +3.3VSUS C +3VO (6.5A) +12V PMN451N (SWITCH) +12VS PMN45EN (SWITCH) TPS51020 SHUT_DOWN# FORCE_OFF# SUSC#_PWR (Controllor) SUSB#_PWR +3V (2.0A) CM8562 (Regulator) +2.5VO C +2.5VS (2.0A) +3VS (3.324A) 3V_5V_PWRGD +5VSUS +5VO(8.0A) VSUS_ON +1.5VO +5VO FDW2501NZ (SWITCH) +5V (4.565A) +12VS FDW2501NZ (SWITCH) +5VS (3.28A) +5VA +5VAO B +12V +1.5VS (4.5A) ISL6227CAZ (Controllor) SUSB#_PWR SUSB#_PWR +1.05VO +1.2VSPO CM8562 (Controllor) +1.2VSP (1.5A) B +1.05VS (6A) 1.05V_1.5V_PWRGD +1.8VO +5VO SUSB#_PWR SUSC#_PWR SUSB#_PWR MAX8632 (Controllor) +0.9VO +1.8V (11A) PMN451N (SWITCH) +1.8VS (1.41A) +0.9VS (2.0A) DDR_PWRGD MAX1844 (Controllor) +VGA_VCORE_O +VGA_VCORE (8A) PWR_OK_VGA A A +5VO & +3VO +VCORE (35A) ISL6262CRZ (Controllor) CPU_VRON VR_VID0~VR_VID6, STP_CPU#, PM_DPRSLPVR, MCH_OK, PM_PSI#,VCCSENSE,VSSSENSE Title : VRM_PWRGD, CLK_PWR_GD# Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_FLOWCHART Engineer: Sheet 62 of 69 AC_BAT_SYS AC_BAT_SYS 12,50,51,52,53,54,55,57 D +3VA +3VA 4,12,20,22,28,38,54,56,59 +5VA +5VA 51,54,56,60 +5VO +5VO 51,52,53,55,61 +3VO +3VO 51,52,61 +3VSUS +3VSUS 18,19,20,24,28,32,35,36,37,38,51,60 D FOR POWER TEST JP6300 +3VA +5VSUS +5VSUS 20,36,51,60 2 CPU_VRON_PWR 50 SGL_JUMP_G @ JP6301 +3V +3V 18,19,24,26,29,30,31,32,35,40,54,61 +3VS 2 SGL_JUMP_G @ +3VS 4,5,7,9,11,12,13,14,15,17,19,20,21,22,24,25,26,27,28,29,35,38,42,43,45,46,50,52,60,61 R6300 SUSB#_PWR 51,52,53,54,55,56,61 SUSC#_PWR 53,61 1KOhm JP6302 +12VSUS +12VSUS 51,61 +12V 2 SGL_JUMP_G @ +12V 4,34,35,61 R6301 1KOhm JP6303 +12VS +12VS 12,13,22,35,37,56,61 1 2 SGL_JUMP_G @ C +5V R6302 ENBL 51 1KOhm C +5V 12,13,16,22,30,31,34,35,36,37,40,59,61 +5VS +5VS 4,13,19,20,21,22,27,28,35,36,37,46,50,61 +2.5VO +2.5VO 54 +2.5VS +2.5VS 9,35,44,46,54 +1.8VO +1.8VO 53 +1.8V +1.8V 7,10,14,15,16,35,53,61 +1.8VS +1.8VS 35,44,47,48,49,61 +0.9VS +0.9VS 16,35,47,53 ER_V1 BAT 28,57 BAT B +5VCHG +5VCHG 57,59 +5VLCM +5VLCM 57,59,60 B +2.5VREF 54,56,57,59,60 +2.5VREF +VCORE +VCORE 3,50 BAT_CON 39,57 BAT_CON +VGA_VCORE 42,55 +VGA_VCORE +1.2VSP 35,42,47,56 +1.2VSP A A Title : Size Custom Project Name Rev Z62J 1.1 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_SIGNAL Engineer: Sheet 63 of 69 R1.0 Item Before After Reason Owner Date D D R1.1 Item Before Reason After Owner Date C C B B R2.0 Item Before After Reason Owner Date A A Title : Size Custom Project Name Rev Z62J 2.0 Date: Wednesday, August 16, 2006 http://laptop-motherboard-schematic.blogspot.com/ POWER_HISTORY Engineer: Sheet 64 of 69 PCI Device IDSEL# REQ/GNT# Host SM-Bus Device SM-Bus Address ICH7-M Clock Generator 1101001x ( D2 ) B ICH7-M SO-DIMM 1010000x ( A0 ) DDR SOCKET1 ICH7-M SO-DIMM 1010001x ( A2 ) DDR SOCKET2 ICH7-M MINI_CARD Interrupts 1 AD17 CARD READER CARDBUS 1394 AD17 AD17 C D MINIPCI ( TV ) AD18 H,G Device ICS954310 Wireless_LAN D D ICH7-M GPIO I/O Mode GPIO INPUT Signal Active S0 Default S3/S4 PM_BMBUSY# GPIO PCI_REQ#5 GPIO PCI_INTE# GPIO PCI_INTF# GPIO PCI_INTG# GPIO PCI_INTH# GPIO C GPIO INPUT RF_OFF_SW# LOW GPIO INPUT EXTSMI# LOW GPIO INPUT SATA_DET#0 LOW GPIO 10 INPUT GPIO 11 SMBALERT# GPIO 12 INPUT KB_SCI# GPIO 13 INPUT SIO_SMI# LOW GPIO 14 OUTPUT 802_LED_EN# LOW HIGH Driven GPIO 15 OUTPUT CB_SD# LOW HIGH LOW GPIO 16 LOW DPRSLPVR GNT#5 GPIO 17 PULL-DOWN:Boot BIOS destination select STP_PCI# GPIO 18 OUTPUT GPIO 19 OUTPUT PWRLED_1HZ GPIO 20 OUTPUT STP_CPU# Hz Hz Off LOW HIGH Driven SATA0GP GPIO 21 GPIO 22 REQ4# GPIO 23 LDRQ1# GPIO 24 B GPIO 25 OUTPUT BT_LED_EN# GPIO 26 INPUT PCB_ID2 Default : GPIO 27 INPUT PCB_ID1 Default : GPIO 28 INPUT PCB_ID0 Default : GPIO 29 USB_OC5# GPIO 30 USB_OC6# GPIO 31 GPIO 32 USB_OC7# IN/OUTPUT PM_CLKRUN# GPIO 33 AZ_DOCK_EN# GPIO 34 AZ_DOCK_RST# GPIO 35 SATACLKREQ# GPIO 36 SATA2GP GPIO 37 A GPIO 38 OUTPUT BT_ON# LOW LOW Off GPIO 39 OUTPUT WLAN_ON# LOW LOW Off GPIO 48 GNT#4 GPIO 49 OUTPUT PULL-DOWN:Boot BIOS destination select H_PWRGD PWR Well +3VS +3VS +3VS +3VS +3VS +3VS +3VS +3VS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VS +3VS +3VS +3VS +3VS +3VS +3VS +3VS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VSUS +3VS +3VSUS +3VS +3VS +3VS +3VS +3VS +3VS +3VS +Vccp C B A Title : System Resource ASUSTeK COMPUTER INC Size Project Name Custom http://laptop-motherboard-schematic.blogspot.com/ Rev Z62J Date: Wednesday, August 16, 2006 Engineer: Sean1 Chou 2.1 Sheet 65 of 69 D D C C B B A A Title : History ASUSTek Computer INC NB1 Size Custom http://laptop-motherboard-schematic.blogspot.com/ Engineer: Sean1 Chou Project Name Rev Z62J 2.1 Date: Wednesday, August 16, 2006 Sheet 66 of 69 ... 330 uF for Vista 0.1UF/25V DLY_OP_SD 100PF/50V Z62JM ER NO2 +3VA R275 10MOhm 100PF/50V Q21A UM6K1N Q20A UM6K1N GND D24 PHONE_JACK_8P UM6K1N EAR_R_C Z62JM ER NO1 B C C306 EAR_L AMP_RST# Q20B UM6K1N... resume from S3, pop noise is behind OP_SD# pull high Add a delay circuit to prevent it GND_AUDIO GND Z62JM ER NO5 SN74LV14APWR 0.1UF/10V 1N4148W R276 10KOhm 20060714 for Napa refresh UM6K1N EAR_L_C... POWER 4.7UF/10V C79 C80 2.2UF/6.3V CE8 330UF/2V post- R2.1: No 101 mount 150uF VCCHV 40 mA C93 Z62JM ER NO4 C94 mount 330uF 10UF/10V 0.1UF/10V GND GND +3VS D78 R1027 10Ohm C +1.5VS BAT54C LVDS

Ngày đăng: 22/04/2021, 17:17

TỪ KHÓA LIÊN QUAN

TÀI LIỆU CÙNG NGƯỜI DÙNG

  • Đang cập nhật ...

TÀI LIỆU LIÊN QUAN

w